

- Bandwidth or throughput
  - Total work done in a given time
  - 10,000-25,000X improvement for processors
  - 300-1200X improvement for memory and disks
- Latency or response time
  - Time between start and completion of an event
  - 30-80X improvement for processors
  - 6-8X improvement for memory and disks

## Performance

Comparing Machines/Systems

- Response Time (latency) =  $T$ 
  - How long does it take for my job to run?
  - How long does it take to execute a job?
  - How long must I wait for the database query?
- Throughput =  $\gamma$ 
  - How many jobs can the machine run at once?
  - What is the average execution rate?
  - How many queries per minute?

avg/best case/worst case

What do we "really" want to know?

--- Which system works best in our larger system?

--- What costs can be traded off?

avg

Time?

- Elapsed Time
  - Counts everything (disk and memory accesses, I/O, etc.)
  - A useful number, but often not good for comparison purposes
    - E.g., OS & multiprogramming time make it difficult to compare CPUs

→ "wall clock"

Depends on load, disk layout, ...

more abstract

- CPU time (CPU = Central Processing Unit = processor)
  - Doesn't count I/O or time spent running other programs
  - Can be broken up into system time and user time

→ user cpu time

- Our focus: user CPU time
  - Time spent executing the lines of code that are "in" our program
  - Includes arithmetic, memory, and control instructions...

Time CPU used for our job (+ overhead)

unix ⇒ localhost > time myjob




# relative performance

Latency vs. Bandwidth


Increasing complexity/density/speed

1.  $V / L$  gets worse for each component.
2.  $V_{proc} / L_{mem}$  gets worse even faster



$$\log \frac{V_{new}}{V_{old}} = \Delta \text{ Bandwidth}$$


$$\log \frac{L_{old}}{L_{new}} = \Delta \text{ Latency}$$



fanout = capacitive load, changing capacitance up to  $V_{DD}$  or draining to GROUND.

- Dynamic energy
  - Transistor switch from 0  $\rightarrow$  1 or 1  $\rightarrow$  0
  - $\frac{1}{2} \times \text{Capacitive load} \times \text{Voltage}^2$
- Dynamic power
  - $\frac{1}{2} \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency switched}$
- Reducing clock rate reduces power, not energy

$$f_{max} = \propto V$$




cpu Clock Cycles  $\Rightarrow$  cpu time

- Instead of reporting execution time in seconds, we often use cycles

$$\text{CPU Time} = \left( \frac{\text{seconds}}{\text{program}} \right) = \left( \frac{\text{cycles}}{\text{program}} \right) \times \left( \frac{\text{seconds}}{\text{cycle}} \right)$$

$$T_{\text{cycle}} = \left( \frac{\text{seconds}}{\text{Tick}} \right)$$

- Clock "ticks" indicate when to start activities:



$$\text{Freq} = \left( \frac{\text{Ticks}}{\text{sec}} \right) = \frac{1}{T_{\text{cycle}}}$$

- Cycle time = time between ticks = seconds per cycle
- Clock rate (frequency) = cycles per second (1 Hz. = 1 cycle/sec)

$$2 \text{ GHz clock} \Rightarrow \text{Freq} = \left( \frac{2 \times 10^9 \text{ ticks}}{\text{sec}} \right) \Rightarrow T_{\text{cycle}} = \left( \frac{1 \text{ sec}}{2 \times 10^9 \text{ Ticks}} \right)$$

$$= \frac{1}{2} \text{ ns}$$

$$= \frac{1}{2} (1,000 \text{ ps})$$

$$= 500 \text{ ps}$$

$\uparrow 10^{-12} \text{ sec}$

$$\text{CR} \stackrel{\text{def}}{=} \text{Freq}$$

- User CPU execution time

$$\text{Execution Time} = \text{Clock Cycles for Program} \times \text{Clock Cycle Time}$$

*\* cycles x T<sub>cycle</sub>*

rewrite

- Since Cycle Time is 1/Clock Rate (or clock frequency)

$$\text{Execution Time} = \frac{\text{Clock Cycles for Program}}{\text{Clock Rate}} = \text{* cycles} \left( \frac{1}{\text{Cycle}} \right)^{-1}$$

$$= \frac{\text{* cycles}}{\text{CR}}$$

- The program should be something real people care about

- Desktop: MS office, edit, compile
- Server: web, e-commerce, database
- Scientific: physics, weather forecasting

} real jobs?  
or  
benchmarks?


## Measuring Clock Cycles

- Clock cycles/program is not an intuitive or easily determined value, so

$$\text{Clock Cycles} = \text{Instructions} \times \overbrace{\text{Clock Cycles Per Instruction}}^{\text{average}} = \sum_{i=1}^{\text{instr}} \text{cycles}_i$$

- Cycles Per Instruction (CPI) used often
- CPI is an **average** since the number of cycles per instruction varies from instruction to instruction
  - Average depends on instruction mix, latency of each inst. type etc.
- CPIs can be used to compare two implementations of the same ISA, but is not useful alone for comparing different ISAs

- An x86 add is different from a MIPS add



each instruction is different  
[lc3: ADD vs RTI]

$$(\text{instr} \times \overline{CPI}) \times (1/CR)$$


$$\text{Time} = \text{cycles} \times T_{\text{cycle}}$$

Depends on  
--- instruction mix,  
--- system configuration,  
--- data

- Drawing on the previous equation:

$$\text{Execution Time} = (\text{Instructions} \times \overline{CPI}) \times \text{Clock Cycle Time}$$


$$\text{Execution Time} = \frac{\text{Instructions} \times \overline{CPI}}{\text{Clock Rate}} = \text{instr} \left( \frac{\overline{CPI}}{CR} \right)$$



longest path limits CR

- To improve performance (i.e., reduce execution time)
  - Increase clock rate (decrease clock cycle time) OR
  - Decrease CPI OR
  - Reduce the number of instructions



reduce Time ↓




- Designers balance cycle time against the number of cycles required
  - Improving one factor may make the other one worse...

[look for sweet spot]


E.G. Decode time




$k$  small  $\Rightarrow$  few instructions




$$\text{Time} = \text{Area} = \sum_i^{IC} CPI_i \times T_{cycle} = IC \overline{CPI} \left( \frac{1}{CR} \right)$$



and/or




Instruction mix matters!



$$\begin{aligned} \text{Time} &= (\#instr) \times T_{\text{cycle}} \times (\overline{CPI}) \\ &= IC \left( \frac{1}{CR} \right) (\overline{CPI}) \end{aligned}$$

average by classes



$$\text{time} = \left[ (IC_1 \times \overline{CPI}_1) + (IC_2 \times \overline{CPI}_2) + (IC_3 \times \overline{CPI}_3) + (\text{OTHER}) \right] \left( \frac{1}{CR} \right)$$

- Get averages by running batches of class?
- Guessing from architecture?

## Clock Rate ≠ Performance

- Mobile Intel Pentium 4                      Vs                      Intel Pentium M
  - 2.4 GHz
  - P4 is 50% faster?

$$CR_{P4} = \left(\frac{2.4}{1.6} = 1.5\right) CR_{PM}$$

- Performance on Mobilemark with same memory and disk
  - Word, excel, photoshop, powerpoint, etc.

$$\Rightarrow T_{PM} = (1.5) T_{P4} ?$$

But - Mobile Pentium 4 is only 15% faster

$$\text{But, } T_{PM} = (1.15) T_{P4} !$$

- What is the relative CPI?
  - ExecTime = IC • CPI / Clock rate
  - ExecTime<sub>M</sub> = 1.15 ExecTime<sub>4</sub>
  - IC • CPI<sub>M</sub> / 1.6 = 1.15 • IC • CPI<sub>4</sub> / 2.4
  - CPI<sub>4</sub> / CPI<sub>M</sub> = 2.4 / (1.15 • 1.6) = 1.3

Is the difference

$$\overline{CPI}_{PM} \text{ versus } \overline{CPI}_{P4} ?$$

$$\left\{ T_{P4} = IC_{P4} \left( \frac{CPI_{P4}}{CR_{P4}} \right) \right\} (1.15) = \left\{ T_{PM} = IC_{PM} \left( \frac{CPI_{PM}}{CR_{PM}} \right) \right\}$$

$$\frac{CPI_{P4}}{(CR_{P4} = 1.5) CR_{PM}} (1.15) = \frac{CPI_{PM}}{CR_{PM}}$$

Same ISA

$$IC_{P4} = IC_{PM}$$

$$\frac{CPI_{P4}}{CPI_{PM}} = \frac{(1.5)}{(1.15)} = 1.304...$$

$$CPI_{P4} = 1.304 CPI_{PM}$$

How can that be?

- same ISA
- same program + data
- what is different?

⇒ 30% more cycles/instr on avg for P4

Average by classes.  
Average CPI?

$$\left[ (IC_1 \times \overline{CPI}_1) + (IC_2 \times \overline{CPI}_2) + (IC_3 \times \overline{CPI}_3) \right] \left( \frac{1}{CR} \right) = IC(\overline{CPI}) \left( \frac{1}{CR} \right)$$

$$\Rightarrow \sum_{i=1}^n \left( \frac{IC_i}{IC} \right) \overline{CPI}_i = \sum_{i=1}^n (\%_i) \overline{CPI}_i = \overline{CPI}$$

$$\overline{CPI}_i \quad \%_i \Rightarrow \left\{ \overline{CPI}_i (\%_i) \right\}$$

Instruction Type	CPI	Frequency	CPI * Frequency
ALU	1	50%	0.5
Branch	2	20%	0.4
Load	2	20%	0.4
Store	2	10%	0.2

$$SUM = 1.5 = \overline{CPI}$$

- Given this machine, the CPI is the sum of CPI  $\times$  Frequency
- Average CPI is  $0.5 + 0.4 + 0.4 + 0.2 = 1.5$
- What fraction of the time for data transfer?







$$\begin{aligned} \frac{T_{LD-ST}}{T_{Total}} &= \frac{\text{Cycles}_{LD-ST} * (1/f)}{\text{Cycles}_{Total} * (1/f)} = \frac{\#(\text{cycles LD-ST})}{\# \text{cycles}} = \frac{(\# \text{cycles LD}) + (\# \text{cycles ST})}{(\# \text{cycles}) = IC * CPI} \\ &= \left[ \frac{(\# \text{cycles LD})}{IC} + \frac{(\# \text{cycles ST})}{IC} \right] \frac{1}{CPI} \\ &= \left[ \frac{CPI_{LD} * IC_{LD}}{IC} + \frac{CPI_{ST} * IC_{ST}}{IC} \right] \frac{1}{CPI} \\ &= [CPI_{LD} * \%_{LD} + CPI_{ST} * \%_{ST}] (1/1.5) \\ &= [0.4 + 0.2] (1/1.5) = 40\% \end{aligned}$$

↑  
cycle Time,  
 $f = CR$

## Speedup

- Speedup allows us to compare different CPUs or optimizations

$$\text{Speedup} = \frac{\text{CPUtimeOld}}{\text{CPUtimeNew}}$$

- Example
  - Original CPU takes 2sec to run a program
  - New CPU takes 1.5sec to run a program
  - Speedup = 1.333 or speedup or 33%

→  $T_{old} = 2s$   
 $T_{new} = 1.5s$

What do we mean by speedup?

$$S_{new-old} = \frac{V_{new}}{V_{old}} = \frac{(W_{new}/T_{new})}{(W_{old}/T_{old})} = T_{old}/T_{new} = 1.3 \Rightarrow V_{new} = (1.3) V_{old}$$

$\Rightarrow$  new is 30% faster

Assuming  $W_{old} = W_{new}$

$$W = W_{parallel} + W_{sequential} = f \cdot W + (1-f)W$$

$$S = \frac{V_{old}}{V_{new}} = \frac{W/T_{old}}{W/T_{new}}$$

$$T = T_{parallel} + T_{sequential} \quad \left( \begin{array}{l} \text{parallel} = \text{improvable} \\ \text{sequential} = \text{fixed} \end{array} \right)$$

$$V_p = W_p/T_p \quad V_s = W_s/T_s$$

$$V_p = V_s \quad \underline{\text{old}}$$

$$V_p = a V_s \quad \underline{\text{new}} \quad (\text{ie. } S'_p = a)$$

### Amdahl's Law

- If an optimization improves a fraction  $f$  of execution time by a factor of  $a$

$$\text{Speedup} = \frac{T_{old}}{[(1-f) + f/a] \cdot T_{old}} = \frac{1}{(1-f) + f/a}$$

Is  $f$  fixed?  $W_p = O(n)$   $W_s = O(1)$

$$\begin{aligned} T_{old} &= \frac{f \cdot W}{V_s} + \frac{(1-f)W}{V_s} \\ &= W/V_s \end{aligned}$$

- This formula is known as Amdahl's Law
- Lessons from
  - If  $f \rightarrow 100\%$ , then speedup =  $a$
  - If  $a \rightarrow \infty$ , the speedup =  $1/(1-f)$
- Summary
  - Make the common case fast
  - Watch out for the non-optimized component

target speed up to max %

$$T_{new} = \frac{W_p}{V_p} + \frac{W_s}{V_s}$$

$$\begin{aligned} &= \frac{f \cdot W}{a V_s} + \frac{(1-f) \cdot W}{V_s} \\ &= \left( \frac{f}{a} + (1-f) \right) W/V_s \end{aligned}$$

$$S_{\text{new-old}} = \frac{T_{old}}{T_{new}} = \frac{(W/V_s)}{(W/V_s) \left( \frac{f}{a} + (1-f) \right)}$$



$$= \frac{1}{\left( \frac{f}{a} + (1-f) \right)} \xrightarrow{f=1} \frac{1}{\left( \frac{1}{a} + 0 \right)} = a = S_{\text{all-improved}} = S_{\text{max}}$$

$$\xrightarrow{f=0} \frac{1}{\left( 0/a + 1 \right)} = 1 = S_{\text{none-improved}} = S_{\text{min}}$$

$$\xrightarrow{\substack{a \rightarrow \infty \\ f \text{ fixed}}} \frac{1}{\left( \frac{f}{\infty} + (1-f) \right)} = \frac{1}{(1-f)} = S_{\infty} \geq S_{\text{actual}}$$


$f = 50\% \Rightarrow S_{\infty} = \frac{1}{(1-1/2)} = 2$  max improvement for  $a \rightarrow \infty$  is twice as fast

- If  $a=100$ , what is the overall speedup as a function of  $f$ ?

e.g., Use 100 CPUs  
for  $W_{parallel}$

$$cost_{new} = 100 \cdot Cost_{old}$$

$S$   
↑



$S = 17 ?$

5% sequential

↔  
 $f$

$f = 95\%$ ,  $cost = 100$ ,  $S = 17$  Hmm?  
only very large  $f$  is worth it?

## Amdahl's Law Example

- Suppose a program runs in 100 seconds on a machine, with multiply responsible for 80 seconds of this time. How much do we have to improve the speed of multiplication if we want the program to run 4 times faster?  $S_{overall} = 4$

$$T_{old} = T_{other} + T_{mult} = 20s + 80s = 100s$$

$$S_{new-old} = 4 = T_{old} / T_{new} = \frac{100s}{20s + 80s / S_p} \Rightarrow 80 / S_p = \frac{100}{4} - 20 = 5$$

$$S_p = \frac{T_{p-old}}{T_{p-new}} = \frac{80}{5} = 16$$

- How about making it 5 times faster?

$$S = 5 ?$$


$$x \cdot 7 = x(4 + 2 + 1) = 4x + 2x + x$$

← 2 shifts
← 1 shift
← 0 shifts

C
B
A

$$\begin{array}{r}
 00 \dots 00 \\
 + x_n x_{n-1} \dots x_1 x_0 \\
 \hline
 s'_n s'_{n-1} \dots s'_1 s'_0 \\
 \text{shift} \\
 + x_n x_{n-1} \dots x_1 x_0 0 \\
 \hline
 s''_{n+1} s''_n \dots s''_2 s''_1 s''_0 \\
 \text{shift} \\
 + x_n x_{n-1} \dots x_1 x_0 0 0 \\
 \hline
 s'''_{n+2} s'''_{n+1} \dots s'''_3 s'''_2 s'''_1 s'''_0
 \end{array}$$

**INT MULTIPLY:**  $S = x * y$   
**LSR:** partial products, initially  $x$ .  
**S:** partial sum, initially 0.  
**RSR:** initially  $y$ .  
**Z:** all 0s



What if  $y$  has a 0 bit? Then add 0 instead of shifted  $x$ : e.g.,  $y = 0 \dots 101$  add 0, not B.

e.g.

$$\begin{array}{r}
 1011 \\
 \times 0101 \\
 \hline
 1011 \\
 + 101100 \\
 \hline
 00110111
 \end{array}$$

(possible carry)

rewrite

$$\begin{array}{r}
 1011 \\
 \times 0101 \\
 \hline
 + 00000000 \\
 + 00001011 \\
 + 00101100 \\
 + 00010110 \\
 \hline
 = 00110111
 \end{array}$$

start  
 0-shift  
 1-shift  
 2-shift  
 3-shift

multiplier bit

$\leftarrow y_0 = 1$   
 $\leftarrow y_1 = 0$   
 $\leftarrow y_2 = 1$   
 $\leftarrow y_3 = 0$

$\Rightarrow$  We shift left (1011) every time, but add either the shifted (1011) or all zeroes, depending on whether  $y_i$  is 1 or 0.





### ADDER

Delay is longest path.


2 levels per MAJ,  $n$  bit operands.

2n gate delays until result is ready.



3-bit FULL Adder

Shift Register Delay = 1 (all stages in Parallel)




Overall delay:  $(n \text{ shifts}) \times (2n \text{ delay}_{ADD}) = 2n^2$

Improvement? Recursive Refinement?


(1-bit MULT)

$$\begin{array}{r} 0 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 0 \\ \times 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 1 \\ \hline 1 \end{array}$$




(2-bit MULT)


$$\begin{array}{r} (x_1, x_0) \\ \times (y_1, y_0) \\ \hline 0 \quad 0 \quad x_0 y_0 \\ + 0 \quad x_1 y_0 \quad 0 \\ + 0 \quad y_1 x_0 \quad 0 \\ + x_1 y_1 \quad 0 \quad 0 \\ \hline s_3 \quad s_2 \quad s_1 \quad s_0 \end{array}$$



=



(Use Recursively)



(n-bit)

$$\begin{array}{r} \begin{array}{|c|c|} \hline x_3 & x_2 \\ \hline \end{array} \quad \begin{array}{|c|c|} \hline x_1 & x_0 \\ \hline \end{array} \\ \times \quad \begin{array}{|c|c|} \hline y_3 & y_2 \\ \hline \end{array} \quad \begin{array}{|c|c|} \hline y_1 & y_0 \\ \hline \end{array} \\ \hline s_n \dots s_0 \\ \begin{array}{|c|c|} \hline 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|} \hline x_L & y_L \\ \hline \end{array} \\ \begin{array}{|c|c|} \hline 0 & x_H & y_L & 0 \\ \hline \end{array} \\ \begin{array}{|c|c|} \hline 0 & x_L & y_H & 0 \\ \hline \end{array} \\ + \quad \begin{array}{|c|c|} \hline x_H & y_H & 0 & 0 \\ \hline \end{array} \\ \hline \begin{array}{|c|c|c|c|} \hline s_{HH} & s_{LH} & s_{HL} & s_{LL} \\ \hline \end{array} \end{array}$$

longest delay,  $f(n)$ , is,  
 $4n$ -bit Add +  $(n/2)$ -bit MULT delay:  
 $f(n) = 4(2n) + f(n/2)$

$$f(n) = 8n + f(n/2) = 8n + 8(n/2) + f(n/4) \Rightarrow 16n (\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \dots) \approx 16n$$

time improvement:  $2n^2 \Rightarrow 16n$  Area increase:  $7n \Rightarrow ?$   $A(n) = 4A(n/2) + 4(n)$

32-bit  $2(2^5)^2 = 2^{11} \Rightarrow 2^7(2^5) = 2^9 \rightarrow S_{32-bit} = 2^{11}/2^9 = 2^2 = 4$   $S_{64-bit} = 8$

OUR Requirement

$$4 = S_{overall} = \frac{q_{new}}{q_{old}} = \frac{W/T_{new}}{W/T_{old}} = \frac{T_{old}}{T_{new}} = \frac{W_s/V_{s-old} + W_p/V_{p-old}}{W_s/V_{s-new} + W_p/V_{p-new}}$$

$$= \frac{(0.2)W/V_{p-old} + (0.8)W/V_{p-old}}{(0.2)W/V_{p-old} + (0.8)W/S_p \cdot V_{p-old}}$$

$$= \frac{1}{(0.2 + 0.8/S_p)} = 4$$

Assume  
 $V_{p-old} = V_{s-old} = V_{s-new}$   
 $V_{p-new} = S_p \cdot V_{p-old}$

$$\Rightarrow 0.25 = 0.2 + 0.8/S_p$$

$$\Rightarrow 0.05 = 0.8/S_p \Rightarrow S_p = \frac{0.8}{0.05} = \frac{80}{5} = 16 = S_{128-MULT}$$


OK!

$$S_{overall} = 5? \quad 1/(0.2 + 0.8/S_p) \stackrel{?}{=} 5 \quad \text{Can we?}$$

$$S_{overall-\infty} = 1/(0.2 + 0.8/\infty) = 1/0.2 = 5 \quad \text{Possible? if we eliminate MULT time?}$$

We can just make it if our data is 128-bit

what else could we try?





n-stage pipeline  
 1 result every shift  
 stage delay =  $4n$  (2n-bit ADD)


(32-bit):  $S_{32-MULT} = \frac{2(2^5)^2}{4(2^5)} = 2^4 = 16$  [Can we keep it full?]

Latency =  $4n \times (n) = 4n^2$

# Pipelining



Break processor into pieces,  
one for each  $S_i$




all tasks have a sub-task  
being processed in parallel.

Sub-task time =  $t/5$ .  
 One task completes every  $t/5$ .  
 $q = 1/(t/5) = 5/t$ .  
 $S' = 5$

# Another Approach? Back to square 1

## Adding Partial Products




Partial sum, includes carry

$$S = 2^{10}/2^3 = 2^8$$

$$\frac{10}{2 + 8/5} = \frac{10}{2 + 1/25}$$

$$\frac{10}{65/32} = \frac{320}{65} = 4.9$$


## carry-save adder




delay: ADD all partial products =  $n(2)$

$$S_{32-MULT} = 2^{11}/2^6 = 32$$

## Other Ideas?



How fast?




delay?  $2n$

area? exponential

$$S = 1 / (0.2 + 0.8/32)$$

$$= 1 / ((2/10) + (2^3/10)/2^5)$$

$$= 10 / (2 + 1/4) = 40 / (8+1) = 40/9 = 4 + 4/9$$



Do not arith in parallel, combine results How?

Combine




# Evaluating Performance

- Performance best determined by **running a real application**
  - Use programs **typical** of expected workload
    - e.g., compilers/editors, scientific applications, graphics, etc.
- Microbenchmarks
  - **Small programs**, synthetic or kernels from larger applications
  - Nice for architects and designers
  - **Can be misleading**
- Benchmarks
  - Collection of **real programs** that companies have agreed on
  - Components: **programs**, **inputs & outputs**, **measurements**, **rules**, **metrics**
  - Can still be abused

*in typical environment?*

*⇒ Build compiler optimized for benchmark?  
 ⇒ "Buggy" ⇒ skips work?*

## The SPEC CPU Benchmark Suite (System Performance Evaluation Cooperative)



## Other Benchmarks

---

- Scientific computing: Linpack, SpecOMP, SpecHPC, ...
- Embedded benchmarks: EEMBC, Dhrystone, ...
- Enterprise computing
  - TCP-C, TPC-W, TPC-H
  - SpecJbb, SpecSFS, SpecMail, Streams,
- Other
  - 3Dmark, ScienceMark, Winstone, iBench, AquaMark, ...
- Watch out: your results will be as good as your benchmarks
  - Make sure you know what the benchmark is designed to measure
  - Performance is not the only metric for computing systems
    - Cost, power consumption, reliability, real-time performance, ...

## Summarizing Performance

---

- Combining results from multiple programs into 1 benchmark score
  - Sometimes misleading, always controversial...and inevitable
  - We all like quoting a single number

$$AM = \frac{1}{n} \sum_{i=1}^n (Weight_i) \cdot Time_i$$

- 3 types of means
  - Arithmetic: for times
  - Harmonic: for rates
  - Geometric: for ratios

$$HM = \frac{1}{\sum_{i=1}^n \frac{(Weight_i)}{Rate_i}}$$

find ratio  $\bar{r}$  s.t.  
 $r_1 \cdot r_2 \cdots r_n = (\bar{r})^n$

$$GM = \left( \prod_{i=1}^n Ratio_i \right)^{\left(\frac{1}{n}\right)}$$

$$R \Rightarrow (T_{R_1}^{b_1}, 10 T_{R_1}^{b_2})$$

$$S_{A-R_1} = \frac{T_{R_1}}{100} \quad S_{A-R_2} = \frac{10 T_{R_1}}{4}$$

$$S_{B-R_1} = \frac{T_{R_1}}{200} \quad S_{B-R_2} = \frac{10 T_{R_1}}{1}$$

**Normalize:** use reference machine R to get **speedups w.r.t. benchmarks** (b-1, b-2).

(R's time on b-2) = 10 X (R's time on b-1).

**Combine speedups w.r.t R:**

--- Get **mean of speedups** w.r.t. R for A

--- Get **mean of speedups** w.r.t. R for B

--- Take **ratio of mean speedups**.

$$\begin{aligned} \bar{S}_{A-R} &= \frac{1}{2} \left( \frac{T_{R_1}}{100} + \frac{10 T_{R_1}}{4} \right) \\ \bar{S}_{B-R} &= \frac{1}{2} \left( \frac{T_{R_1}}{200} + \frac{10 T_{R_1}}{1} \right) \end{aligned} \Rightarrow \frac{\bar{S}_{A-R}}{\bar{S}_{B-R}} = \frac{T_{R_1}/2 \left( \frac{4 + 1000}{400} \right)}{T_{R_1}/2 \left( \frac{1 + 2000}{200} \right)} = \left( \frac{1}{2} \right) \left( \frac{1004}{2001} \right) \approx \frac{1}{4} ?$$

$r \rightarrow \infty : \frac{1}{4}$   
 $r \rightarrow 0 : 2$

r makes all the difference: **changing R or benchmarks** ==> **opposite conclusions?**

## Geometric Mean

$$\bar{S}_{A-R} = G(S_{A-R_1}, S_{A-R_2}) = \sqrt{\left( \frac{T_{R_1}}{100} \right) \left( \frac{10 T_{R_1}}{4} \right)} = \sqrt{\frac{10 T_{R_1}^2}{400}} = \frac{(\sqrt{10} T_{R_1})}{2 \cdot 10}$$

$$\bar{S}_{B-R} = G(S_{B-R_1}, S_{B-R_2}) = \sqrt{\left( \frac{T_{R_1}}{200} \right) \left( \frac{10 T_{R_1}}{1} \right)} = \sqrt{\frac{10 T_{R_1}^2}{200}} = \frac{(\sqrt{10} T_{R_1})}{\sqrt{2} \cdot 10}$$

$$S_{A-B} = \frac{\bar{S}_{A-R}}{\bar{S}_{B-R}} = \frac{(\sqrt{10} T_{R_1})}{(\sqrt{10} T_{R_1})} \left( \frac{T_{B_1} \cdot T_{B_2}}{T_{A_1} \cdot T_{A_2}} \right)^{\frac{1}{2}} = \left( \frac{T_{B_1} \cdot T_{B_2}}{T_{A_1} \cdot T_{A_2}} \right)^{\frac{1}{2}} \approx 0.7$$

R cancels. Conclusion **S<sub>A-B</sub> = 30 % slower?** Is this fair?

--- on b1: **S<sub>A-B</sub> = 200/100 = 2**

--- on b2: **S<sub>A-B</sub> = 1/4**

**job mix** = (n1 runs of b-1) + (n2 runs of b-2)

$$S_{A-B} = \frac{n_1 T_{B_1} + n_2 T_{B_2}}{n_1 T_{A_1} + n_2 T_{A_2}} = \frac{200 n_1 + n_2}{100 n_1 + 4 n_2} = \frac{200 + a}{100 + 4a} = \begin{cases} a \rightarrow \infty : \frac{1}{4} \\ a \rightarrow 0 : 2 \end{cases}$$

$(a = n_2/n_1)$

Sanity check: Given our result above, what **a** does GM assume?

$$\frac{200 + a}{(100 + 4a)} \approx 3/4 \Rightarrow (200 + a)4 = (100 + 4a)3 \Rightarrow 500 = 8a$$

$$\Rightarrow \eta_2 = 62 \eta_1, \text{ For every short job (b1), 62 long jobs (b2)?}$$

What if we hadn't taken the SQRT in GM?

$$\bar{S}_{A-B} = \frac{1}{2} \Rightarrow (200 + a)2 = (100 + 4a) \Rightarrow a = 50$$

$$HM = \frac{1}{\sum w_i / r_i} \text{ where } r_1 = \frac{W_1}{T_1}, r_2 = \frac{W_2}{T_2} \dots \quad [r_i = q_i]$$

[find  $\bar{r}$  s.t., if we did all work at same rate, takes same time]

$$\frac{(W_1 + W_2 + \dots + W_n)}{\bar{r}} = (T_1 + T_2 + \dots + T_n)$$

$$\Rightarrow \bar{r} = \frac{W}{\left(\frac{W_1}{r_1}\right) + \left(\frac{W_2}{r_2}\right) + \dots + \left(\frac{W_n}{r_n}\right)}$$

$$= \frac{1}{\sum \frac{(W_i/W)}{r_i}} \quad (W_i/W) = \omega_i$$

We have reference Times:

$$T_{R1} = \frac{W_1}{q_{R-1}} \quad T_{R2} = \frac{W_2}{q_{R-2}}$$

$$[assume q_{R-1} = q_{R-2} = q_R]$$

$$W = \sum W_i$$

$$W_1 = T_{R1} q_R \quad W_2 = T_{R2} q_R$$

Use that to get weights:

$$\omega_i = \frac{W_i}{\sum W_i}$$

$$\omega_1 = \frac{W_1}{W_1 + W_2} = \frac{T_{R1} q_R}{(T_{R1} q_R + T_{R2} q_R)} = \frac{T_{R1}}{T_{R1} + T_{R2}} = \frac{1}{1+10} = 1/11$$

$$\omega_2 = \frac{T_{R2}}{T_{R1} + T_{R2}} = \frac{10}{1+10} = 10/11$$

$$\bar{v}_A = \frac{1}{\sum \omega_i / v_{A-i}}$$

Given our assumption that  $v_{R-1} = v_{R-2} = v_R$

$$v_{A-1} = \frac{W_1}{T_{A-1}} = \frac{W_1}{100}$$

$$v_{A-2} = \frac{W_2}{T_{A-2}} = \frac{10W_1}{4}$$

$$\frac{W_1}{W_2} = \frac{T_{R-1} v_R}{T_{R-2} v_R} = \frac{T_{R-1}}{T_{R-2}} = \frac{T_{R-1}}{10T_{R-1}} = \frac{1}{10}$$

$$W_2 = 10W_1$$

$$\bar{v}_A = \frac{1}{\left( \frac{(1/11)}{W_1/100} + \frac{(1/11)}{10W_1/4} \right)} = \frac{(11)}{\frac{100}{W_1} + \frac{10 \cdot 4}{10W_1}} = \frac{11W_1}{(100 + 4)}$$

$\uparrow$   $T_{A-1}$       $\uparrow$   $T_{A-2}$

$$\bar{v}_B = \frac{11W_1}{(200 + 1)}$$

$$\rightarrow \int_{A-B}^{HM} = \bar{v}_A / \bar{v}_B = \frac{(200+1)}{(100+4)} \approx 2$$

Suppose, again,  $n_1$  runs of  $b_1$  and  $n_2$  runs of  $b_2$ , w/  $a = n_2/n_1$ .  
Comparing our "real world" performance, what  $a$  does HM imply?

$$\int_{A-B}^{real} = \left( \frac{200 + a}{100 + 4a} \right) = \int_{A-B}^{HM} = \frac{2001}{104}$$

$$\Rightarrow 104(200 + a) = 201(100 + 4a)$$

$$\Rightarrow 20800 + 104a = 20100 + 804a$$

$$\Rightarrow 700 = 700a \quad \boxed{a = 1}$$

# Principles of Computer Design

---

- Take Advantage of Parallelism
  - e.g. multiple processors, disks, memory banks, pipelining, multiple functional units
- Principle of Locality
  - Reuse of data and instructions
- Focus on the Common Case
  - Amdahl's Law

---

$$\text{Execution time}_{\text{new}} = \text{Execution time}_{\text{old}} \times \left( (1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right)$$

---

- 1.02 #bytes per frame, time per file (cache, DRAM, ... )
- 1.03 avg CPI, CR, performance
- 1.04-05 CPI by class, CR, instr. mix,
- 1.06 compilers, avg CPI, CR, speedup, CPI by class, peak performance versus
- 1.07 Voltage scaling laws, C, power, GM, %change,
- 1.08 dynamic power, C, V
- 1.09 static and dynamic power, voltage dependence
- 1.10 multi-cores, #instructions, CPIs, execution time, power
- 1.11 die yield and cost
- 1.12 SPEC ratio from times
- 1.13 Faster clock, change ISA ==> fewer instructions executed, CPI vs CR
- 1.14 Performance measured by MFLOPS or MIPS versus overall
- 1.15 Amdahl's Law (improving only a fraction)
- 1.16 Speedup w/ communication costs

