Mid-term 3, 2013.

NAME

NOTE: includes some corrections to questions.

READ THIS

The purpose of exam questions is to gauge the degree to which you have absorbed the material covered. Be aware of each question's goal: try to demonstrate (any) relevant knowledge. Explain your thinking. You may insert comments and explanations that are off the topic. Some questions likely have errors. Comment on such difficulties: saying something like, "This question is stupid," is a good start. Select your questions: do the easier first; come back to the harder; do parts of a question. Partial and extra credit will be given liberally. Obviously, longer and harder problems get proportionally more credit.

Notation: "#" decimal number, "x" hex number; any other number is decimal.)

A user process runs on this LC3 system:

- --- Virtual Memory (VM) with a TLB
- --- 16-bit virtual and physical addresses, word addressable
- --- 16-bit data words and instructions
- --- 4k word pages and frames: x1000 words per page

The process's C code and assembly code is at right. The data segment includes a one-thousand word array, A. (Recall that ".BLKW 1000" is equivalent to 1,000 lines of ".FILL x0".) The VM map is shown below. Register values are shown just before the STR instruction executes.

Execution proceeds as follows:

- --- Preamble: GDP <=== x5000; jump to "main".
- --- main: R1 <=== #99
- --- main: R2 <=== #6666
- --- main: R3 <=== address of array A == (GDP + 2)
- --- main: R3 <== R3 + R2 == (address of A[#6666])

----- assembly code: ------.DATA SEGMENT const_a: .FILL #99 ;-- off = 0 const_b: .FILL #6666 ;-- off = 1 A: .BLKW #1000 ;-- off = 2 const_c: .FILL x0 ;-- off = 1002

.CODE SEGMENT

main:

LDR R1, GDP, #0 LDR R2, GDP, #1 ADD R3, GDP, #2 ADD R3, R3, R2 STR R1, R3, #0





Q. All the user's pages have been accessed and are in memory. In the PT above, for each mapped page, put in a frame number. Choose any physical frame that is available. Physical frames xF and x0 are reserved for OS use.

frames O and F not available: 1-E are. TLB Page # frame # V Choose traves 1,2,3 for physes 0, 3, 7. 2 1 3 1 0 Every page refid: PTE for each in TLB FA: order does not matter **Q.** No other process has evicted any of the process's TLB entries. The TLB is fully-associate. Given

Q. No other process has evicted any of the process's TLB entries. The TLB is fully-associate. Given your PT entries above, fill in the TLB above. When the STR instruction executes, will there be a TLB miss? Why or why not?

No TLB mixs for instr. forch: PX = 0 has its PTE in TLB. Data access in for address in $R3 = x5002 + \frac{x6110}{N}$ what is this in hex? *6666 = 6(1024) + e $\chi 7k$ = 6k + e $e \approx 500 \leq k$ $111 = \frac{2^{10}}{0} = \frac{x5002}{10} + \frac{x5002}{x6002} \Rightarrow Page * 6$

Q. The TLB-miss exception handler will send a "SIGSEG" signal to a process that tries to reference an un-mapped page. This will cause the process to abort, issuing the error, "segmentation fault." Why will the process above be aborted?

The STR instruction references an address in an un-mapped page (*6). Hundler will about the process.

Continuing with the above example, the process "forks" a child process by duplicating itself: all memory pages are copied, and a new PT is allocated to the child. For instance, suppose the above processes code included,

proc = fork(); if (proc == 0) { exec("foo"); } else { wait(proc); }

The parent's code pages are copied to the child, and both child and parent execute the same code after the fork(), except the OS gives the child a return value of 0 for fork(), while the parent gets the child's PID. The child here then overwrites its code segment with code from file "foo" and executes that instead.

However, to save time, the OS can create the child process without allocating and copying: it copies the parent's PT to the child process. This is called "lazy" forking. If and when a page is written by the child, then the OS copies the page and updates the child's PT. For instance, exec() here would cause the code page to be copied, and then overwritten. The OS detects the need to copy by initializing all child PT entries w/ W = 0. The exception caused by attempting to write will allow the OS to do the lazy copying.

Q. As described above, the process forks a child, and the OS uses "lazy" forking. Show the child's initial PT below. The child's PID is 0010 (x2), the parent's is 0001 (x1).



Q. Assume the TLB is as you showed in the above questions. The child does 'exec("foo")'. Show the TLB content just after exec() completes. Pick any available frame to use as the frame for the copied page. Assuming no other pages are in memory other than shown in the TLB, would the OS choose a frame for this copy that would cause a page fault (either to write back, or later read in)? Why or why not?

There are lots of free frames available (any frame except 0, 1, 2, 3, F). No need to kick out some page and pay the cost of writing out a modified page, or kick out any resident page and later cause a Page miss



Q. Assuming the TLB contents are as shown above when the instruction is executed, why does this memory reference cause a TLB miss? Show the PTE content that the TLB-miss exception handler will read to update the TLB.

The PTE for virtual page x1 is not in the TLB The address cannot be Translated. The PTE is at xA001 and is [x1 x2 x0 x1].

Q. The TLB-miss causes an instruction fetch from the OS code segment. Which virtual page is the OS code in, according to the VM map above? Assume the first instruction in the OS code segment is the first instruction of the TBL-miss handler. The jump to the TLB-miss handler loads what virtual address to the PC? Looking at physical memory, from which physical address is the instruction fetched? What is the instruction? Complete the TLB entry and the PTE above for this instruction fetch translation.

OS code is in Page ×9. The first instruction is at virtual address ×9000, which would be loaded to the PC. The physical address is ×8000. The instruction there is LDR RI, R3, ×1. The entries to fill in one [×9 × 8 × 0 × 1].

Q. The instruction, "LDR R1, R3, x1" is the first instruction of the TLB-miss handler. R3 is the Page Table Base Register (PTBR), and is pointing to the virtual address of the current PT. What virtual address does this instruction read from? Looking at physical memory, what is the base address of the PT? Fill in the TLB entry and the PTE for this translation. What physical address is read from by this instruction? What content is at that physical address?

The virtual address referenced is x8001. The PT is physically at xA000. Virtual page ×8 maps to physical frame ×A. The entries are [x8 × A ×0 ×1]. The physical address referenced is ×A001. The content is the PTE for page ×1.

Q. The MDR is loaded by execution of that instruction, and then R1 is loaded, as shown above. The content of R1 is a PTE that the TLB-miss handler needs to load into the TLB. Assume subsequent handler instructions write R1 into the TLB as shown. The TLB-miss handler exits by restarting the instruction that missed: The PC is set to x0022. Now that the TLB has been updated, will the instruction miss in the TLB on instruction fetch? Why or why not? Will the instruction suffer a TLB miss for data access? Why or why not?

The instruction fetch will be translated by the TLB entry $[x 0 \times 4 \times 0 \times 1]$, because it is still in the TLB. The data access will be translated because the TLB entry $[x^3 \times 7 \times 0 \times 0]$ has been replaced with $[x | x 2 \times 0 \times 1]$. So, there would be a TLB miss this time.

Q. Suppose the OS switches processes. Suppose the new process's PT is in virtual page xD and in physical frame xE. Can the OS simply reload the PTBR's content to xD000 and continue? That is, if the OS loads the PTBR using the instruction "ADD R3, R7, #0" where R7 contains xD000, will the next OS instruction after that be fetched correctly? The next few instruction will presumably cause the OS to jump to new process's code segment.

Because the OS part of every PT is identical, all OS mappings are preserved on a context switch. There will be TLB misses, but the handler code is still mapped correctly by the TLB's locked entries. Machine M has a split L1 cache and unified L2. Running program P, L1's miss rate is $MR_1 = 1/16$ (combined) and L2's miss rate is $MR_2 = 1/4$. Loads and stores account for 1/3 of instructions executed. All misses (loads, stores, and instruction fetches) cause CPU stalls. If both fetch and data access hit in L1, instruction execution time is L1's hit time. L1's fetch and data accesses run in parallel, but L2 processes requests from both serially. The number of instructions executed is *n*, M's clock rate is *CR*, L1's hit time is T1, L2's is T2 and memory's access time is T_m.

Q. In total, how many memory accesses occur (fetches and data R/W)? State the result in terms of the parameters given. Of these, how many hit in L1? How many miss L1?

n'mtr = n fetches % in LD/ST n(1+劣) men accesses = K K化 = ※misses K化 = ※hits

Q. If all miss penalties were 0, what would be the total execution time? How many clock cycles?

Ti.CR = cycles per instru n.Ti.CR = total cycles Ty/instr execution

Q. In total, many memory accesses (fetches and data R/W) miss in L2? How much main memory access stall time results? How many stall cycles?

Q. For an L1 miss that hits in L2, how much stall time is attributable to the L2 access? How many cycles?

Q. What is P's total running time? How many cycles? What is M's average CPI?

Total time =
$$(n \text{ instr})(T_1, L1 \text{ hit time}) + n \cdot MR_1 (G - MR_2)(T_2, L2 \text{ hit time})$$

+ $n \cdot MR_1 (MR_2 (T_2, L2 \text{ hit time})$
+ $T_m, L2 \text{ miss penalty}))$
= $n(T_1 + (Y_b)(Y_4)(T_2 + (Y_b)(Y_4)(T_2 + T_m)) = 0^4)$
we are $T_m \cdot CR = (T_1 + Y_2 + T_2 + Y_4 (T_2 + T_m)) \cdot CR$



Q. Suppose memory access time does not improve while processor improvements double the clock rate. Assume L1 and L2 access times are also halved. Show an expression for the new CPI in terms of the old clock rate. What effect does this have on average CPI?

$$CPI_{new} = \left(\frac{T_1}{2} + \frac{3}{64}\left(\frac{T_2}{2}\right) + \frac{1}{64}\left(\frac{T_2}{2} + T_m\right)\right) (2 \cdot CR)$$

= $\left(T_1 + \frac{3}{64}T_2 + \frac{1}{64}\left(T_2 + 2T_m\right)\right) \cdot CR$ adds $T_m CR_{old} = CPI$,
makes CPI worse.

Q. Show the speed-up of the new processor relative to the unimproved version.

$$S = \frac{T_{ol}}{T_{hew}} = \frac{CPI_{ol}(/CR_{ol})}{CPI_{hew}(/CR_{new})} = \frac{[T_1 + \frac{3}{6}y T_2 + \frac{3}{6}y(T_2 + T_m)]CR(/CR)}{[T_1 + \frac{3}{6}y T_2 + \frac{3}{6}y(T_2 + 2T_m)]CR(/ZCR)}$$

Q. Assuming $T_2 = 10 T_1$ and $T_m = 10 T_2$, what qualitatively is the effect of the improvement? What does Amdahl's Law suggest in regard to which aspect of performance should be improved? What if CR keeps doubling every two years?

$$T_{\rm M} = 100 \text{ T},$$

$$\int_{-\infty}^{\infty} = \frac{T_{\rm r} + \frac{3}{6} \frac{1}{9} (10 \text{ T}_{\rm r}) + \frac{1}{6} \frac{1}{9} (10 \text{ T}_{\rm r} + 100 \text{ T}_{\rm r})}{T_{\rm r} + \frac{3}{6} \frac{1}{9} (10 \text{ T}_{\rm r}) + \frac{1}{6} \frac{100 \text{ T}_{\rm r}}{1 + 200 \text{ T}_{\rm r}}} (2) = 2 \left(\frac{1 + \frac{39}{6} \frac{1}{9} + \frac{10}{6} \frac{19}{9}}{1 + \frac{39}{6} \frac{1}{9} + \frac{219}{6} \frac{19}{9}}\right)$$

$$\approx \left(\frac{1 + \frac{1}{2} + 2}{1 + \frac{1}{2} + (2 + 2)}\right) 2$$
The memory speed is reducing the effect of CR and cache speedup. If eacher and CR performance improves more, the effect is that memory speed is dominating performance income : T_{\rm m} > k \text{ T}_{\rm m}
$$\int_{-\infty}^{1} \frac{3\frac{1}{2}}{\frac{3\frac{1}{2}}{2} + k} (k) \quad as \quad k \to \infty \implies 3\frac{1}{2} \quad is \text{ Am ball's neutling}$$
Neel to improve memory performance to allow CR improved to have an impact.

Q. Comment very brie	efly (~5 words each) on the performance tradeoffs of each cache feature.
larger cache blocks	pro: better at e con: more colli	xploiting spatial locality, efficient pipelined transfer sions, block transfer overhead (latency)
more cache levels	pro: lower con: comp	overall miss penalty lexity (area, energy, design)
more associativity	pro: lowe con: com	r miss rate, fewer collisions plexity, LRU algorithms, not SRAM
virtual tagging	pro: faster h con: synony	nit time vms, aliases ===> complexity
larger total cache size	e w/ larger blocks	pro: better exploitation of spatial locality con: block transfer overhead, area
larger total cache size w/ smaller blocks		pro: less collisions, less transfer latency con: less efficient transfers, area
write buffering w/ a searchable buffer pro: no stalls for writes con: complexity		
write-back	pro: less memory con: LRU overhea	traffic d, memory coherence
larger pages	arger pages pro: more efficient page transfers, better TLB coverage, more spatial locali con: more latency, more internal fragmentation	
PID fields in caches and TLBs		oro: no flushing, less misses, less latency for process start con: lower hit rate, complexity