pipe hazards
memory, cache

Compiler optimizations, Avoid load-use stalls lw \$1, offset(\$base) ibefore add \$3,\$1,\$2 and \$4,\$4,0) E.G. - Move instruction between "Fill load-delay slot" - can find instruction w/o dependencies OK, if - Let hardware insert Nop


- Compiler fill w/ nop HW doesn't have load-use detection

Code Scheduling to Avoid Stalls


Control Hazards: BR

On clock tick:

- 1. Instructions written to next pipe stage reg
- 2. BR target address written to PC





Branch Control Hazard



C Kozyrakis

16








Added delays:


1. address adder after sign-extension.


2. EQUALS test after register fetch.














What about longer pipelines?

Control Hazards: Exceptions, Traps, Interrupts

Memory - Something happens • I/O device sends signal: INTERRUPT Vector Table 05 · CPU detects execution error : EXCEPTION ₽rog · Execution of a sys call : TRAP - Do something about it · Talk to device, get data, send data -> jump back to prog. · Send error message, terminate program · Jump to OS routine, do service -> jump back to prog.

OPTIONS FOR Control Transfer - Hardwired : always go to 8000 0180 - figure out what routine to jump to (use "cause" Reg.) - Maybe a few Targets hardwired : 8000 0 080 INT 8000 0 180 Exc dispatch 80000180 80000280 TRAP - Handwired jump via jump Table (Vector Table) - Combination of these (dispatcher per vector) BR hayard

Jump ≈

Precise Exceptions

- Definition: precise exceptions
 - All previous instructions had completed
 - The faulting instruction was not started
 - None of the next instructions were started
 - No changes to the architecture state (registers, memory)
- Why are precise exceptions desirable by OS developers?
- With a single cycle machine, precise exceptions are easy - Why?

LC 3 instruction fetch 18 PC ++ INT=1 MAR+PC We (05) need To know save - What happened (INT, EXC, TRAP) TRAP and DECODE exec. م∾∪ر - How to restart (PC, ...) Save XCEPTION and instr - which instruction caused problem JUMP execute 18 STAR T -what data caused problem 18 next - which device needs help (START) possible context s MIPS Use EPC - record PC of current instruction CAUSE-REG - record what happened DMEM WB Reg TMEM 90 Villegal opcode, memory protection mode violation TLB miss Violation TLB miss, TRAP

execution stream

_interrupt

no effects

ADD

AND

SUB

BR


Х


complete : reg + mem

Exception Seffe


restartable

completed






access cause register: mfc\$ \$18, \$13 co-processor register = \$13 = cause register



Not feasible for complex multiple-issue out-of-order pipelines


Pipe Summary

Shorten feedback through register file using neg. edge triggered FFs.




neg. edge


WB




Data hazard detection can forward data without bubbles for operate instructions.




Load-use delay causes a bubble (unless compiler fills slot), then forwarding used.




Branch data hazard from operate instruction cause stall and one bubble, then uses forwarding. Almost the same as load-use delay. Inserts NOP if branch taken.







Branch data hazard from LW instruction in DMEM causes stall and one bubble, then uses forwarding. Same as operate data hazard.




Branch data dependency with LW in EX causes two bubbles, then forwarding.





Exceptions, traps, and interrupts can cause many bubbles.




For (precise) exceptions,

--- 1. stage.PC ===> EPC (cause code #) ===> CAUSE register.

--- 2. upstream instructions <=== NULL (let downstream instructions complete)

--- 3. stage.INSTR_OP <=== NULL

--- 3 Jump to OS for service.



Questions

- 1. What to do w/ multiple exceptions during same clock cycle?
- 2. What to do w/ exceptions for completing instructions?
- 3. How to know what happened?
- 4. What about nested exceptions; i.e., exceptions occuring during exception handling?