

- 1. pipe hazards
- 14. memory, cache


# Compiler optimizations, Avoid load-use stalls

- Move instruction between  
"fill load-delay slot"

OK, if  
- can find instruction w/o dependencies


- Let hardware insert Nop

- Compiler fill w/ nop  
HW doesn't have load-use detection



## Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for  $A = B + E; C = B + F;$  ← reg assignments



pipe-fill: 5 stages  $\Rightarrow$  4 nops  
 execution: 7 instructions  
 load-use stalls: 2 bubbles  
 13 ticks

$$S = \frac{4}{11} = 1 \frac{2}{11} \approx 15\%$$

# Control Hazards: BR

On clock tick:

1. Instructions written to next pipe stage reg
2. BR target address written to PC

BR L

SUB



AND

OR

ADD

do not execute?  
stall?

L:




Pipe stage Reg

BR target feedback is a version of register forwarding to PC.

PC is a version of pipe stage register.

Overwrite NOPS  
To Pipe stages?

## Branch Control Hazard



# CHOICES

Nulls: worry about data forwarding?


- Stall on branches** EASY

  - Wait until you know the answer (branch CPI becomes 3)
  - Control inserted in ID stage of the pipeline
- Predict not-taken** HARDER

  - Assume branch is not taken and continue with PC+4
  - If branch is actually not taken, all is good
  - Otherwise, nullify misfetched instructions and restart from PC +4+offset
- Predict taken** Can we do this? How?

  - Assume branch is taken
  - More complex, cause you also need to predict PC+4+offset
  - Still need to nullify instructions if assumption is wrong


STALL FETCHES, INSERT NULLS at ID



add nullify HW To ID, REGEX

$CPI_{BR} = 4$  if Taken,  $1$  if not Taken

Pre-compute BR Target? + nullify




Can We

Execute Branch Earlier?

Time (clock cycles)




How much earlier?





1 2 3 4  
 ↑ fetch from L

1 bubble for taken

$CPI_{BR} = \begin{cases} 2, & \text{Taken} \\ 1, & \text{not Taken} \end{cases}$



- Added delays:
1. address adder after sign-extension.
  2. EQUALS test after register fetch.



Suppose BR =  $\begin{cases} 50\% \text{ taken} \\ 50\% \text{ not taken} \end{cases}$

Suppose trace T has 25% BR instructions.

### 1. w/ BR hazard detection + early BR

$$CPI_{BR} = \begin{cases} 2, \text{ taken} \\ 1, \text{ not taken} \end{cases} \Rightarrow \overline{CPI}_{BR} = (0.5 \cdot 2 + 0.5 \cdot 1) = 1.5$$

$$S_{1-2} = 4/3 \sim 33\%$$

$$S_{1-3} = 5/3 \sim 67\%$$

$$S_{2-3} = 5/4 \sim 25\%$$

### 2. Compiler inserts NOP for BR delay

$$CPI_{BR} = 2$$


### 3. w/ BR hazard detection + late BR

$$CPI_{BR} = \begin{cases} 4, \text{ taken} \\ 1, \text{ not taken} \end{cases} \Rightarrow \overline{CPI}_{BR} = (0.5 \cdot 4 + 0.5 \cdot 1) = 2.5$$

Q. Is (3.) a reasonable choice given its expense?  
What if (1.) is not possible?


## Data Hazards for Branches

- If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction





- Can resolve using forwarding
  - Additional datapaths and control

↑ BR needs values in ID, gets via forwarding



↑ earliest BR can get values



2.OP = OPERATE, 2.RD = 1.RS or RT

and \$12, \$2, \$5

beq \$1, \$3, 7

~~add \$1~~  
add \$1

~~lw \$1~~  
lw \$1

before <2


BR

Hazard detection

1.OP = BR  
3.OP = LW

3.RD = 1.RS or RT


STALL PC  
NULL → 2 } 1 Tic



Clock 3



# Delayed BR alternative



Are branches really 3 instructions :  
1) condition, 2) address, 3) take branch


This is a version of 2 : let compiler fill when possible, else fill w/ NOP  
⇒ 50% NOPs in delay slot.

Q. Delayed BR has same performance as (1) above?

What about longer pipelines?

# Control Hazards: Exceptions, Traps, Interrupts

- Something happens
- I/O device sends signal: INTERRUPT
- CPU detects execution error: EXCEPTION
- Execution of a sys call: TRAP




- Do something about it
  - Talk to device, get data, send data → jump back to prog.
  - Send error message, terminate program
  - Jump to OS routine, do service → jump back to prog.

## OPTIONS FOR Control Transfer

- Hardwired: always go to 8000 0180

- figure out what routine to jump to (use "cause" Reg.)
- maybe a few targets hardwired:

8000 0080 INT  
8000 0180 EXC  
8000 0280 TRAP




- Hardwired jump via jump Table (Vector Table)
- Combination of these (dispatcher per vector)

Jump  $\approx$  BR hazard

# Precise Exceptions


- Definition: precise exceptions
  - All previous instructions had completed
  - The faulting instruction was not started
  - None of the next instructions were started
    - No changes to the architecture state (registers, memory)
- Why are precise exceptions desirable by OS developers?
- With a single cycle machine, precise exceptions are easy
  - Why?

execution stream



## We (OS) need To Know


- What happened (INT, EXC, TRAP)
- How to restart (PC, ...)
- which instruction caused problem
- what data caused problem
- which device needs help




## MIPS

Use EPC - record PC of current instruction?  
 CAUSE-REG - record what happened


possible context switch, w/ or w/o HW support





1. Let previous instructions complete
  2. NULL following instructions
  3. Save PC of problem instruction into EPC (PC+4)
  4. Save exception code into EPC
  5. NULL offending instruction (saves state = MEM+REG)
  5. Jump to OS at 80000180
- (or, freeze and start co-processor)  
???"---multiple exceptions?

# 5-pipe w/exceptions



• Exception on **add** in

```

40 sub $11, $2, $4
44 and $12, $2, $5
48 or $13, $2, $6
4C add $1, $2, $1 ← overflow
50 slt $15, $6, $7
54 lw $16, 50($7)

```


• Handler

```

80000180 sw $26, 1000($0) } OS code
80000184 sw $27, 1004($0)

```

54: lw \$16, 50(\$7)      50: slt \$15, \$6, \$7      4C: add \$1, \$2, \$1      48: or \$13, ... 44: and \$12, ...




access cause register:

```
mfcc0 $18, $13
```

co-processor register = \$13 = cause register

OS OBE ↓






- Pipelining overlaps multiple instructions
  - Could have multiple exceptions at once *overflow + seg fault + illegal opcode*
- Simple approach: deal with exception from earliest instruction } *restarting?*
  - Flush subsequent instructions - later instructions ⇒ EXC.
  - Necessary for "precise" exceptions - might not restart,

### Imprecise Exceptions


- In more complex pipelines
  - Multiple instructions issued per cycle
  - Out-of-order completion
  - Maintaining precise exceptions is difficult!
- Actually available in several processors
- Just stop pipeline and save pipeline state
  - Including exception cause(s)
- Let the handler work out
  - Which instruction(s) had exceptions
  - Which to complete or flush
    - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines

# Pipe Summary


Shorten feedback through register file using neg. edge triggered FFs.





Data hazard detection can forward data without bubbles for operate instructions.





Load-use delay causes a bubble (unless compiler fills slot), then forwarding used.





Branch data hazard from operate instruction cause stall and one bubble, then uses forwarding. Almost the same as load-use delay. Inserts NOP if branch taken.



Branch data hazard from LW instruction in DMEM causes stall and one bubble, then uses forwarding. Same as operate data hazard.




Branch data dependency with LW in EX causes two bubbles, then forwarding.






Exceptions, traps, and interrupts can cause many bubbles.



For (precise) exceptions,

- 1. stage.PC ==> EPC (cause code #) ==> CAUSE register.
- 2. upstream instructions <== NULL (let downstream instructions complete)
- 3. stage.INSTR\_OP <== NULL
- 3 Jump to OS for service.



### Questions

1. What to do w/ multiple exceptions during same clock cycle?
2. What to do w/ exceptions for completing instructions?
3. How to know what happened?
4. What about nested exceptions; i.e., exceptions occurring during exception handling?