- 1.1 cycle MIPS performance
- 3. general pipelining
- 8. MIPS pipe, LW
- 12. MIPS performance, piped vs
- non-piped
- 14. arrays, piped
- 15. hazards



Single Cycle Processor Performance

- Functional unit delay
 - Memory: 200ps
 - ALU and adders: 200ps
 - Register file: 100 ps

– ALU – Reg	and adders	: 200ps) ps	$PS = 10^{-12} sec$			
nstruction Class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	100	200		100	600
load	200	100	200	200	100	800
store	200	100	200	200		700
branch	200	100	200			500
jump	200					200

Max delay = T_{clock} $\frac{1}{T_{clock}} = \frac{1}{0.8 \, ns} = 1.25 \, GH_Z$

C. Kozyrakis EE108h Winter 2010 Lecture 8

Instruction Mix - 45% ALUInstruction ClassInstruction memoryRegister readALU operationData memoryRegister writeTotal25% loads 10% storesR-type200100200100600 (600)PS \rightarrow 0.6hs15% load2001002001008000.8
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
R-type 200 100 200 100 600 PS 0.6 hs load 200 100 200 100 600 PS 0.6 hs
store 200 100 200 200 0.7
- 5% jumps branch 200 100 200 500
jump 200 (200) 0.2

what is speedup? S =



Sequential Laundry





Pipelining Lessons





- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks operating simultaneously
- Potential speedup Number pipe stages
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup



Pipelining Load











- Use a Main Control unit to generate signals during RF/ID Stage
 - Control signals for EX
 - (ExtOp, ALUSrc, ...) used (1 cycle later)
 - Control signals for Mem
 - (MemWr, Branch) used 2 cycles later
 - Control signals for WB
 - (MemtoReg, MemWr) used 3 cycles later

use pipe regs for control signals; could also pass alonp OP field, decode as needed



Implementing Control



Assume time for stages is
 100ps for register read or write

200ps for other stages

Pipeline Performance



But Something Is Fishy Here

- If dividing it into 5 parts made the clock faster 800 ps → 200 ps clock
 And the effective CPI is still one if...
 Then dividing it into 10 parts would make the clock even faster 860 ps → 100 ps
 And wouldn't the CPI still be one?
- Then why not go to twenty cycles?
- Really two issues
 - Some things really have to complete in a cycle
 - Find next PC from current PC
 - CPI is not really one
 - Sometimes you need the results a previous instruction that is not done

I the longer the pipeline, the more bubbles ⇒ CPI

K

cannot divide every operation

Can Pipelining Lead to an Arbitrary Short Clock Cycle?

- Min clock cycle + longest combinatorial delay + FF setup + clock skew
- Pipelining reduces the combinatorial delay
 - Less work per pipeline stage
 - Ideally N stages reduce delay to 1/N
 - Best you can achieve is Clock cycle FF setup + clock skew
 - Diminishing returns from ever longer pipelines...
- Imbalance between stages also reduces benefits from subdividing
- Even if you could continuously improve clock frequency

- Power consumption ∞ Frequncy

Dependencies and Hazards



- Also used for units that are not fully pipelined (mult, div)





RAW Hazard Example

Could we possibly send data from pipeline stage to stage?











Reg

Im

Dm

Reg

and r6, <u>r1</u>, r7 0 r or r8, <u>r1</u>, r9

d

• A *pipeline interlock* checks and stops the *instruction issue*







Load Delay





Feedback paths to ALU go to both inputs. Hazard detection sets MUXes: Opcode needed in pipe stage registers for detection.

