


What's the

signal

used




- Problem?
 - Each functional unit used **once per cycle**
 - Most of the time it is sitting waiting for its turn
 - Well it is calculating all the time, but it is **waiting for valid data**
 - There is no parallelism in this arrangement
- Making instructions take **more cycles** can make machine **faster?!?**
 - Each instruction takes roughly the same time
 - While the CPI is much worse, the **clock freq is much higher**
 - **Overlap execution** of multiple instructions at the same time
 - Different instructions will be active at the same time
 - This is called "Pipelining"
 - We will look at a 5 stage pipeline
 - Modern machines (**Core 2**) have order **15 cycles/instruction**


$$CPI \uparrow \quad CR \uparrow$$

$$Perf = \frac{n}{T} = \frac{n}{n \cdot CPI \cdot (1/CR)} = \uparrow CR / CPI \uparrow$$

Sequential Laundry



Parallelism = Overlap



latency

1st job finishes 90 mins = 1.5 hrs
? no improvement?

$$\left(\frac{4 \text{ jobs}}{3.5 \text{ hrs}} \right) = \rho_p \quad \text{Throughput}$$

$$\text{Speedup} = \frac{\rho_p}{\rho_s} = \frac{6}{3.5} \approx 2$$


but, no CR ↑

Pipelined laundry takes 3.5 hours for 4 loads

What does Amdahl's Law say?

Pipelining Lessons

throughput ↑




- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks operating simultaneously
- Potential speedup = Number pipe stages
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup

- **IF:** Instruction Fetch
 - Fetch the instruction from memory
 - Increment the PC
- **RF/ID:** Register Fetch and Instruction Decode
 - Fetch base register
- **EX:** Execute
 - Calculate base + sign-extended offset
- **MEM:** Memory
 - Read the data from the data memory
- **WB:** Write back
 - Write the results back to the register file

lw (slowest instr.)

Pipe stages





$(\frac{1}{CR}) \geq 200 ps$

200 100 200 200 100 ← delays, ps



Pipelining Load *lw*

- Load instruction takes 5 stages
 - Five independent functional units work on each stage
 - Each functional unit used only once
 - Another load can start as soon as 1st finishes IF stage
 - Each load still takes 5 cycles to complete
 - The *throughput*, however, is much higher


each stage
 busy
 1 job exits
 per cycle
 ⇒ CPI
 = $\frac{1 \text{ job}}{1 \text{ cycle}}$
 T = 5 cycles
 latency




Positive edge-triggered FF:
output changes on rising clock




lw
Instruction Fetch




lw
Register Fetch






lw
Execute







IF




- Use a **Main Control** unit to generate signals during **RF/ID** Stage
 - Control signals for **EX**
 - (ExtOp, ALUSrc, ...) used **1 cycle later**
 - Control signals for **Mem**
 - (MemWr, Branch) used **2 cycles later**
 - Control signals for **WB**
 - (MemtoReg, MemWr) used **3 cycles later**


use pipe regs for control signals; could also pass along OP field, decode as needed



Implementing Control




Decoding: combinational/ μ Code control signals (table lookup by opcode)



Could also pipeline decoding by pipe stage

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages

Pipeline Performance



- **MIPS ISA designed for pipelining**
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - **Load/store addressing**
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

L D I

orthogonality

vs. 2 for misaligned => stall

But Something Is Fishy Here

-
- If dividing it into 5 parts made the clock faster $800\text{ ps} \rightarrow 200\text{ ps}$ clock
 - And the effective CPI is still one if...
 - Then dividing it into 10 parts would make the clock even faster $800\text{ ps} \rightarrow 100\text{ ps}$
 - And wouldn't the CPI still be one?
 - Then why not go to twenty cycles?
 - Really two issues
 - Some things really have to complete in a cycle
 - Find next PC from current PC
 - CPI is not really one
 - Sometimes you need the results a previous instruction that is not done

↖ the longer the pipeline, the more bubbles
⇒ CPI ↑

Can Pipelining Lead to an Arbitrary Short Clock Cycle?

- Min clock cycle = longest combinatorial delay + FF setup + clock skew
- Pipelining reduces the combinatorial delay
 - Less work per pipeline stage
 - Ideally, N stages reduce delay to 1/N
 - Best you can achieve is Clock cycle \rightarrow FF setup + clock skew
 - Diminishing returns from ever longer pipelines...
- Imbalance between stages also reduces benefits from subdividing
- Even if you could continuously improve clock frequency
 - ↑ – Power consumption \propto Frequency ↑


Dependencies and Hazards

- Hazards: situations that prevent starting the next instruction in the next cycle
 - Wasted cycles, $CPI > 1$
- Hazards are due to dependencies between instructions
 - Two instructions share resources or data
 - Pipelining may lead to overlapping their execution

LC3: LDI
2 refs to data memory
⇒ can't send
lw, lw, e.g.

- Types of hazards
 - Structural Hazard (resource conflict)
 - Two instructions need to use the same piece of hardware
 - Data Hazard
 - Instruction depends on result of instruction still in the pipeline
 - Control Hazard
 - Instruction fetch depends on the result of instruction in pipeline

BR




- Simple example: MIPS pipeline with a single unified memory
 - No separate instruction & data memories
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
 - Also used for units that are not fully pipelined (mult, div)

STRUCTURAL HAZARD

- Consider a load followed immediately by an ALU operation
 - Register file only has a single write port
 - But need to write the results of the ALU and the memory back


STRUCTURAL HAZARD



2 writes to Reg file at same time?

short-circuited execution: does WB in MEM instead of in WB

- Delay R-type register write by one cycle → **don't short-circuit**
 - Does this increase the **CPI of instruction?** → **what was CPI above?**
 - What is the cost?



Data Dependencies

sequential consistency

- Data** dependencies for instruction j following instruction i

- **Read after Write (RAW)** (true dependence)


- Instruction j tries to read before instruction i tries to write it

- **Write after Write (WAW)** (output dependence)

- Instruction j tries to write an operand before i writes its value

- **Write after Read (WAR)** (anti dependence)

- Instruction j tries to write a destination before it is read by i



- No such thing as a Read after Read (RAR) hazard since there is never a problem reading twice


Cannot re-order effects of operations!

- Dependencies are a property of your program (always there)
- Dependencies may lead to hazards on a specific pipeline

RAW Hazard Example

Could we possibly send data from pipeline stage to stage?

- Dependencies backwards in time are hazards




NB - Assume Pos-edge triggered FFs for RegFile

cannot write back into past!

DMEM Reg stage appears Twice, used Twice: R,W

↑ write ↑ read This is ok

- Eliminate reverse time dependency by stalling



Compressed diagram (see next page)

- How can we delay the 2nd instruction?

①

Compiler insert independent work or NOPS ahead of it

- NOP example: or \$0, \$0, \$0
- Disadvantage: pipeline-specific binary program

But

→ binary incompatibility

②


So - Hardware inserts NOPS as needed

- AKA: pipeline interlocks
- Advantage: correct operation for all programs/pipelines
- Disadvantage: may miss some optimization opportunities?

③

Most modern machines

- Hardware inserts NOPS but compiler may try to minimize need



Sub is stuck in Fetch, repeatedly fetched PC not incremented

Instruction written to 1st stage pipeline register is OR \$0, \$0, \$0

Sub advances to Reg-Read at $t = 5$

PC incremented next instruction fetched

- Stalls can have a significant effect on performance

- Consider the following case

- The ideal CPI of the machine is 1
- A RAW hazard causes a 3 cycle stall

- If 40% of the instructions cause a stall?

- The new effective CPI is $1 + 3 \times 0.4 = 2.2$
- And the real % is probably higher than 40%

$$60\% (1 \text{ cycle}) + 40\% (1+3 \text{ cycles})$$

$$= (1 \text{ cycle})(60\%+40\%) + (40\%)(3 \text{ cycles})$$

$$= 2.2$$

$$\Rightarrow S' \rightarrow \frac{1}{2}$$

- You get less than 1/2 the desired performance!

added Logic

How to Stall the Pipeline OR How to Insert a NOP or Bubble

- You discover the need to stall when 2nd instruction is in ID stage
 - Idea: repeat its ID stage until hazard resolved; let all instructions ahead of it move forward; stall all instructions behind it

1. Force control values in ID/EX register a NOP instruction


- As if you fetched or \$0, \$0, \$0
- When it propagates to EX, MEM and WB on following cycles, nothing will happen (nop = no-operation)

$R\phi = \$\phi$ is always = ϕ


2. Prevent update of PC and IF/ID register

- Using instruction is decoded again so what
- Following instruction is fetched again so what

0 → WE




reg file register




- We can allow data to flow through register file





- If you read a register when it is being written, you get new value
- Or assume write during 1st 1/2 of cycle, read during 2nd 1/2
- Now you stall only 2 cycles



- "Forward" the data to the appropriate unit



send data directly to ALU input? Do write later?
 (new feedback path)



add \$1, \$1, \$1
 sub \$1, \$1, \$1

Data available next tick.


Forwarding (feedback) works.

RAW hazard

lw \$1, (offset)()
 sub \$1, \$1, \$1

WHY NOT forward Dmem.out?


DELAY = 200ps (memory) + 200ps (ALU)



forward from WB instead, insert NOP


- Data is not available yet to be forwarded

cannot feed ALU back in time



- A pipeline interlock checks and stops the instruction issue

Time (clock cycles) 1 2 3 4 5 6 7 8 9




w/r same cycle?

← compressed

↑ detect hazard
freeze IF and ID sub
insert 1 nop

insert NOP

"Load Delay"




b. With forwarding

- Compare fields (R_s, R_t vs R_d)
- set muxes

R_s, R_t



Forwarding Paths

cycle:



as if nop was fetched

lw \$1
nop
sub \$1
and



stalled for 1 cycle

Load Delay

Bypassing can't fix the problem with ADD since the data simply isn't available! We have to add some pipeline interlock hardware to stall ADD's execution.

1st LD (r1, 0, r4)
2nd ADD (r1, r4, r5)
3rd XOR (r3, r4, r6)


Pipe stages
↓

	0	1	2	3	4	5	6
IF	LD	ADD	XOR	XOR			
RF		LD	ADD	ADD	XOR		
ALU			LD	NOP	ADD	XOR	
WB				LD	NOP	ADD	XOR

← XOR stalled
← ADD stalled
(frozen in IF or RF at 2-3)

If the compiler knows about a machine's load delay, it can often rearrange code sequences to eliminate such hazards. Many compilers provide machine-specific instruction scheduling. → binary arch. dependent?

multiple feedback at once?



Feedback paths to ALU go to both inputs.
 Hazard detection sets MUXes: Opcode needed in pipe stage registers for detection.

