

# Complex System Design

## Why have processing blocks?

The goal of modular design:


**Abstraction**

What does that mean anyway:

- Rules simple enough for a 6-3 to follow...
- Understanding **BEHAVIOR** without knowing **IMPLEMENTATION**
- Predictable **composition of functions**
- Tinker-toy assembly
- **Guaranteed behavior**, under **REAL WORLD** circumstances




## How do you build systems with > 1G components?



## What do we see?

- **Structure**
  - **hierarchical design**:
  - **limited complexity** at each level
  - **reusable building blocks**
- **Interfaces**
  - Key elements of system engineering; typically outlive the technologies they interface
  - **isolate technologies**, **allow evolution**
  - **Major abstraction mechanism**
- **What makes a good system design?**
  - "Bang for the buck": **minimal mechanism**, **maximal function**
  - **reliable** in a wide range of environments
  - accommodates future technical improvements




↑ general purpose

# Implement MIPS

- Generally decompose digital systems into two kinds of operation
  - Things that deal with the real data (Datapath)
  - Things that control the stuff operating on the real data (Control) *FSM,  $\mu$ Sequencer*
- Find a decomposition that is simple, and efficient
  - Some are obvious, others can be more subtle
- We will start simple
  - Add stuff to improve performance

- First we need to:
  1. Fetch the instruction
- Then we need to:
  2. Decode instruction / fetch register
- Then we need to:
  3. Do the operation
- Then we need to:
  4. Write the result into register-file
- Finally we need to:
  5. Calculate the next instruction address



- 
- To simplify our study of processor design, we will focus on a subset of the MIPS instructions
    - Memory: lw and sw
    - Arithmetic: addu, subu, and, ori, and sllt
    - Branch: beq and j

$$f(x) = \{0, 1\}$$

$$f_0(x) = \{0, 1\}$$

$$f_1(x) = \{0, 1\}$$

$$(f_0(x), f_1(x))$$

A	B	$f(A, B)$
0	0	0
0	1	1
1	0	1
1	1	0

		$f_{m_1}$
0	0	0
0	1	1
1	0	0
1	1	0

+


		$f_{m_2}$
0	0	0
0	1	0
1	0	1
1	1	0




- $m_0$
- $m_1$
- $m_2$
- $m_3$

$$f = \sum_{i \in P} m_i = \sum_0^{2^n} a_i m_i$$


		$f_{m_2}$
<del>0</del>	<del>0</del>	<del>0</del>
<del>0</del>	<del>1</del>	<del>0</del>
<del>1</del>	<del>0</del>	<del>1</del>
<del>1</del>	<del>1</del>	<del>0</del>




		AND
0	0	0
0	1	0
1	0	0
1	1	1



		OR
0	0	0
0	1	1
1	0	1
1	1	1



A	B	NAND
0	0	1
0	1	1
1	0	1
1	1	0




		NOR
0	0	1
0	1	0
1	0	0
1	1	0

A	B	$m_i$
0	0	1
0	1	0
1	0	0
1	1	0



True iff  $(\bar{A} \cdot B)$



$\bar{A} \cdot B$

$$f = m_0 \oplus m_3$$



$m_3$



$A \cdot B$




$A \cdot \bar{B}$

$\bar{A}_{k-1} \bar{A}_k \dots A_0$	$f$
0 0 1 1 1 1	1

$$f = \sum_{i \in S} m_i$$




$$m_7 = \bar{A}_4 \bar{A}_3 \cdot A_2 \cdot A_1 \cdot A_0$$








A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


$\rightarrow \overline{B}$





Pos edge trigger



FSM



Datapath



- Steps that occur on each instruction:

- Fetch instruction from memory - address is specified by PC
- Read one or two registers
- Do add/sub/etc. using ALU (see Appendix C.5)
- Fetch a value from memory
- Store results to register-file/memory

never for same instruction?


- Needed state for single cycle machine:

- Instruction pointer (PC) 32 registers, memory

Building Blocks  
(combinatorial)


- AND-gate

-  $Y = A \& B$




- Adder

■  $Y = A + B$




- Arithmetic/Logic Unit

■  $Y = F(A, B)$



- Multiplexer



■  $Y = S ? I1 : I0$




- Flip-flops with write control

- Only updates on clock edge when write control input is 1
- Used when stored value is required later


(sequential)



- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
  - Longest delay determines clock period



- Flops work great as long as input is stable when clock rises
  - Called setup and hold windows
  - Clock skew can cause some nasty problems
    - Hold time violations (we won't worry about this in this class)
- Cycle Time = Longest Prop Delay + Setup + Clock Skew





Interface to Memory can be:

- Combinational (asynchronous)
- Clocked (synchronous)

Combinational memory: **ASYNCH**

- Read data is valid some delay after address lines settle
  - There is no clock.
- Writes are tricky: must supply a write pulse in the middle of your address and data valid times

when to send?

Clocked memory (most common): **SYNCH**


- Memory looks like a standard synchronous device.
- Address and control signals are sampled on rising edge of clock, and data is valid some number of cycles later

Use WE


latency of mem response

OR

Combinational/Asynchronous:



Synchronous



Pipe lined access



A  
A<sub>2</sub>  
A<sub>1</sub>

# Memories In This Design

- They will be **combinational** **ASYNCH w/ fixed delay**
  - Otherwise we can't complete an instruction in one cycle!

- Interface is simple:

– Inputs:

- **Address**
- **DataIn**
- **WriteEn** (WriteEn must be a pulse)

– Outputs:


- **DataOut**

- Register file:

- It has **three address**, two for reads, and one for write
- It is called a **3-port**, since it can perform **3 accesses per cycle**



# Starting Datapath for Our Processor




- Major functional units & major connections

- Missing: multiplexers (cannot just join wires) & control **instr.**

**Flow**


# Instruction Fetch



- Instructions are fixed length
  - Don't need to decode first instruction to find next one
  - Always add 4 bytes to instruction pointer (PC)
- Register specifiers are always in the same place
  - Destination moves around some, but *rt, rs*
  - Source registers are always in the same place *J*
    - Or you don't need that register
  - Can fetch the registers BEFORE you decode instruction
    - Feed bits directly from the instruction memory

# Datapath: R-Format Instructions


- Read two register operands
- Perform arithmetic/logical operation
- Write register result



# Datapath: Immediate Ops

I-format

- Extend datapath to support immediate operations
- Write register is rt or rd based on instruction
- Read data 2 is ignored for immediates
- Immediates can be sign or zero extended
- ALUSrc and ALU operation set based on instruction




# Datapath: Load

I-format


lw

- Extend datapath to support other immediate operations
- Extender handles either sign or zero extension
- MUX selects between ALU result and Memory output




- Read Register 2 is passed on to Memory
- Memory address calculated just as in lw case

SW




# Datapath: IF + Branch




# Datapath: IFU + Jump


- MUX selects pseudodirect jump target




# Control for Arithmetic




# Arithmetic Immediate (ori)



# Control for Load




# Control for Store






# Control for Branch (beq)




# Control for Jump (j)



Q. Controller, what's look like?

# Putting It All Together: Your first processor





Q. How many states?

Q. How is next-state implemented for controller?

- Since only the ALU needs the func field
  - Pass it to the ALU unit, and have a local decoder there

external-to-ROM portion of controller



control signals

ROM rows

cols

func	10 0000	10 0010	Not Important				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
<b>RegDst</b>	add	sub	ori	lw	sw	beq	jump
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>Branch</b>	0	0	0	0	0	1	0
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Sub	Or	Add	Add	Sub	xxx

ALU complications:

1. define op, r-format
2. define op, i-format
3. define op, lw, sw efficiency
  1. fewer bits to ALU mux
  2. fast response

# Single Cycle Processor

---

- Advantages

- Single cycle per instruction makes logic and clock simple

- Disadvantages

- Inefficient utilization of memory and functional units since different instructions take different lengths of time
  - ALU only computes values a small amount of the time
- Cycle time is the worst case path → long cycle times = lw
  - Load instruction
- Best possible CPI is 1

