

### Motivation #2: Memory Management for Multiple Programs

- At any point in time, a computer may be running multiple programs processes / jobs / tas ks
   E.g., Firefox + Thunderbird
   See discussion on processes in following
  - See discussion on processes in following lectures
- Questions:
  - How do we avoid address conflicts?
  - How do we protect programs from each other?
  - How do weishare memory between multiple programs?
    - Isolation and selective sharing





- New terms
  - VM block is called a "page"
    - The unit of data moving between disk and DRAM
    - It is larger than a cache block (e.g., 4KB or 16KB)
    - Virtual and physical address spaces are divided into virtual pages and physical pages (e.g., contiguous chunks of 4KB)

# - VM miss is called a "page fault"

• More on this later

Just like cache blocks But, much bigger offset

64B (16 32-bit words) 6-bit Page/Block number offset MAR 12-bit 4kB(1k 32-bit words)

#### A System with Physical Memory Only



Addresses generated by the CPU point directly to bytes in physical memory

### A System with Virtual Memory



## Locating an Object in a "Cache" (cont.)



#### Does VM Satisfy Original Motivations?



### Answer: Yes using Separate Address Spaces Per Program

- Each program has its own virtual address space and own page table
  - Addresses 0x400000 from different programs can map to different locations
     or same location as desired
  - OS control how virtual pages as assigned to physical memory



I'v got page table **issues** 

--- Where are the page tables, physically?

===> memory? SRAM?

- --- If in memory, how many memory accesses to read one data item (ignore cache)?
- --- If page tables are read/write

===> Can my program rewrite your page table (or my own, accidentally)?

--- If page tables are not read/write, how do they get pointer values?

===> Need protection bits per page: Kernel Mode 0: R/W, User Mode 1: no R/W ===> Where do protection bits go? How are they accessed?

--- It's nice to share memory, but why bother?

```
===> Principle of interleaving: long latency task? Go find other work to do.
===> OS has work to do, too.
```

--- What about I/O?

===> Is that done using virtual addresses? Memory mapped I/O device registers?

--- Speaking of I/O, what about long, slow I/O for disk blocks (pages)?



**Protection through Access Permissions** 

add more bits to Page Table Entry (PTE)





29 28 27 ...

Physical page sometimes called a frame

Disk addresses

18-bit Physical frame number

Frame Nº

Physical address

Physical page number

218 Frames @ 4kB

Page offset

PMAR

30-bit

#### **Translation: Process**



PTBR holds physical address of PT for fast access.



not instruction execution.)



## **TLB Entries**

The TLB is a cache for page table entries (PTE)



#### TLB Case Study: MIPS R2000/R3000

Consider the MIPS R2000/R3000 processors



- If page is not in memory (page fault)
  - OS handles fetching the page and updating the page table Load PTE to TLB
  - Then restart the faulting instruction

#### **TLB & Memory Hierarchies**

- Once address is translated, it used to access memory hierarchy
  - A hierarchy of caches (L1, L2, etc)





### TLB Caveats



#### **Multiple Page Sizes**



### Final Page Table Problem: Its Size

•	Page table size is proportional to size of address space $2^N \rightarrow N$ -bit address
•	Example: Intel 80x86 Page Tables - Virtual addresses are 32 bits pages are 4 KB $m = 12$ - Total number of pages $2^{32}/2^{12} = 1$ Million $2^{32-12} = 2^{20}$ = $2^{N-m}$ entries
	<ul> <li>Page Table Entry (PTE) are 32 bits wide</li> <li>20 bit Frame address, dirty bit, accessed bit, valid bit, access bits</li> <li>Total page table size is therefore 2<sup>20</sup> × 4 bytes = 4 MB</li> <li>But, only a small fraction of those pages are actually used! But, who uses all</li> </ul>
•	Why is this a problem? - The page table must be resident in memory (why?) - What happens for the 64-bit version of x86? $-12^{N-m} = 2^{b4-12} = 2^{52}$ entries - What about running multiple programs? ( $2^{32} = 4G$ ) [?

#### Solution: Multi-Level Page Tables

- Use a hierarchical page table structure
  - ? 64-bit, 128-bit address space? - Two levels are typically sufficient
    - First level: directory entries
    - + more levels? => inverted page table Second level: actual page table entries
    - Only top level must be resident in memory
  - Remaining levels can be in memory, on disk, or unallocated
    - Unallocated if the corresponding ranges of the virtual address space are not used



#### Real Example: Intel P6

- Internal Designation for Successor to Pentium
  - Which had internal designation P5
  - Fundamentally Different from Pentium
    - Out-of-order, superscalar operation
    - Designed to handle server applications
      - Requires high performance memory system
- Resulting Processors
  - PentiumPro 200 MHz (1996)
  - Pentium II (1997)
    - Incorporated MMX instructions
    - L2 cache on same chip
  - Pentium III (1999)
    - Incorporated Streaming SIMD Extensions
  - Pentium M 1.6 GHz (2003)
    - Low power for mobile

Adapted from Computer Systems: APP

The base for Intel Core and Core 2

Bryant and O'Halloraon

### P6 memory system



- Components of the virtual address (VA)
  - TLBI: TLB index } for set-assoc. TLB
  - TLBT: TLB tag
  - VPO: virtual page offset
  - VPN: virtual page number
- Components of the physical address (PA)
  - PPO: physical page offset (same as VPO)
  - PPN: physical page number
  - CO: byte offset within cache line
  - CI: cache index
  - CT: cache tag

P6 2-level page table structure



Overview of P6 address translation



P6 page directory entry (PDE) one 32-bit Word



31	12 11	98	7	6	5	4	3	2	1	0	-
Page physical base addre	ess Avail	G	0	D	Α	CD	wт	U/S	R/W	P=1	if P= 1

Right zero extended to 32 bits

Page base address: 20 most significant bits of physical page address (forces pages to be 4 KB aligned)

Avail: available for system programmers

G: global page (don't evict from TLB on task switch)

D: dirty (set by MMU on writes)

A: accessed (set by MMU on reads and writes)

CD: cache disabled or enabled

WT: write-through or write-back cache policy for this page

U/S: user/supervisor

R/W: read/write

P: page is present in physical memory (1) or not (0)

<u>31</u>

Available for OS (page location in secondary storage)

1 0 P=0

one 32-bit Wor







Read PDE, find PT disk address; Restart; (after restart: becomes Case 1/1)

OS Action:

- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to physical page
- Restart faulting instruction by returning from exception
   handler.

#### Read PT page from disk;



Page fault for PT as in case 0/1; Restart; (after restart, becomes Case 1/0)