- Programmers want unlimited amounts of memory with low latency
- Fast memory technology is more expensive per bit than slower memory
- Solution: organize memory system into a hierarchy
 - Entire addressable memory space available in largest, slowest memory
 - Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor
- Temporal and spatial locality insures that nearly all references can be found in smaller memories
 - Gives the allusion of a large, fast memory being presented to the processor



(a) Memory hierarchy for server

- Aggregate peak bandwidth grows with # cores:
 - Intel Core i7 can generate two references per core per clock
 - Four cores and 3.2 GHz clock
 - 25.6 billion 64-bit data references/second +
 - 12.8 billion 128-bit instruction references
 - = 409.6 GB/s!
 - DRAM bandwidth is only 6% of this (25 GB/s)
 - Requires:
 - Multi-port, pipelined caches
 - Two levels of cache per core
 - Shared third-level cache on chip

Metrics: Avg Access time = (hit rate)(hit time) + (miss rate)(miss time) Avg Power = *(active devices)(avg dynamic power)



- When a word is not found in the cache, a miss occurs:
 - Fetch word from lower level in hierarchy, requiring a higher latency reference
 - Lower level may be another cache or the main memory
 - Also fetch the other words contained within the block
 - Takes advantage of spatial locality
 - Place block into cache in any location within its set, determined by address
 - block address MOD number of sets



- Miss rate
 - Fraction of cache access that result in a miss
- Causes of misses
 - Compulsory
 - First reference to a block
 - Capacity
 - Blocks discarded and later retrieved
 - Conflict
 - Program makes repeated references to multiple addresses from different blocks that map to the same location in the cache
 - Note that speculative and multithreaded processors may execute other instructions during a miss
 - Reduces performance impact of misses

Cache handles -> miss while accessing other data/instructions

+ Coherency + context switching

We can hide latency if we can

- 1. Do more work than we do Reads and Writes
- 2. Re-use things by keeping them handy





4/2/09



Typical Memory Hierarchy: Everything is a Cache for Something Else





Associativity: Parallel Lookup



Direct Mapped Cache







L_____

Direct Mapped Problems: Conflict misses





Larger Block Size

-> n words / Block





- structures.etc
- Ability to simultaneously cache a few (27 47 87) hot spots eliminates most collisions
- ... so lets build caches that allow each location to be stored in some restricted set of cache lines rather than in exactly one (direct mapped) or every line (fully associative).

Insight: an N-way set-associative cache affords modest parallelism

- parallel lookup (associativity): restricted to small set of N lines
- modest parallelism deals with most contention at modest cost
- · can implement using N direct-mapped caches, running in parallel

N-way Set Associative

- Compromise between direct-mapped and fully associative
 - Each memory block can go to one of N entries in cache
 - Each ("set") can store N blocks; a cache contains some number of sets
 - For fast access) all blocks in a set are search in parallel
- How to think of a N-way associative cache with X sets

1st view: (N direct mapped caches) each with X entries

- Caches search in parallel
- Need to coordinate on data output and signaling hit/miss
- 2nd view: X fully associative caches each with N entries each
 - One cache searched in each case





E. G.

٠

- Compare 4-block caches - Direct mapped, (2-way) set associative (fully associative)
 - Block access sequence: 0, 8, 0, 6, 8 3 different block addresses



 2-way 	/ set assoc	iative						_
	ADDRESS	Cache index	Hit/miss	Se	cache conter	t after acces	5 † 1	
	000	0	miss	Mem[0]				
	<u>0 0 8</u>	0	miss	Mem[0]	Mem[8]			.
\checkmark	0 0 0	0	hit	Mem[0]	Mem[8]			L RU
TIME	610	0	miss	Mem[0]	Mem[6]		(Capacity
	8 0 0	0	miss	Mem[8]	Mem[6]			' '
	~~ V	1-6:1						

index tag

Fully associative

NO index

	ADDRESS	Hit/miss	Cache content after access					
TIME	000	miss	Mem[0]					
	00 8	miss	Mem[0]	Mem[8]				
	00 0	hit	Mem[0]	Mem[8]				
	6 10	miss	Mem[0]	Mem[8]	Mem[6]			
	8 00	hit	Mem[0]	Mem[8]	Mem[6]			







B-way is (almost) as effective as fully-associative

rule of thumb: N-line direct-mapped == N/2-line 2-way set assoc.

Another Job mix

- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
 - 1-way: 10.3%
 - 2-way: 8.6%
 - 4-way: 8.3%
 - 8-way: 8.1%

1 diminishing returns ?

Replacement Methods

- Which line do you replace on a miss?
- Direct Mapped
 - Easy, you have only one choice
 - Replace the line at the index you need
- N-way Set Associative
 - Need to choose which way to replace
 - Random (choose one at random)
 - Least Recently Used (LRU) (the one used least recently)
 - Often difficult to calculate, so people use approximations. Often they are really not recently used

C. Kozvrakis

EE 108b Lecture 12

```
23
```

flip Gin_

FA



- Processor does not need to "wait" until the store completes





- Use Write Buffer between cache and memory
 - Processor writes data into the cache and the write buffer
 - Memory controller slowly "drains" buffer to memory
- Write Buffer: a first-in-first-out buffer (FIFO)
 - Typically holds a small number of writes
 - Can absorb small bursts as long as the long term rate of writing to the buffer does not exceed the maximum rate of writing to DRAM



write-back w/ dirty replacement

Write Miss - Typical Choices



Be Careful, Even with Write Hits



Splitting Caches



Multilevel Caches

Primary (L1) caches attached to CPU IMEM DMEM

- Small, but fast

- Focusing on (hit time) rather than hit rate
- Level-2 cache services misses from primary cache L2
 - Larger, slower) but still faster than main memory
 - Unified instruction and data (why?)
 - Focusing on (hit rate) rather than hit time (why?)
- Main memory services L-2 cache misses
 - Some high-end systems include L-3 cache

E.G. w/o Lz

• Given
• CPU base CPI = 1, clock rate
$$4GHz$$
 \rightarrow
• Miss rate instruction 29
• Main memory access time = 100 ns
• With just a primary (1) cache
• Miss penalty = 100 ns($\frac{1}{N_{c}} \frac{c_{1}v_{1}}{n_{s}}$) = 400 cycles
• Effective CPI = 1 + 0.02 × 400 = 9
CPI = (98 %)(1 cycle far hit) + (2%)(400 cycle stell + 1 cycle)
= 0.91 + 0.02 (400) + 0.02 (1) = 1 + 0.02 (400) = 9
E. G. w/ L₂
• Now add_2 cache
• Access time = 5 ns
• Global miss rate to main memory = 0.5%
• Primary miss with L-2 hit
• Penalty = 5ns/0.25ns = 20 cycles
• Primary miss with L-2 miss
• Extra penalty = 400 cycles
• CPI = 1 + 0.02 × 20 + 0.005 × 400 = 3.4
• Performance ratio = 9/3.4 = 2.6
• CPI = $\frac{K}{N} \frac{cycles}{N}$
• $\frac{K}{N} = \frac{K}{N} \frac{cycles}{N}$
• $\frac{K}{N} = \frac{1}{N} \frac{1}{(20)} \frac{1}{(N_{1} + N_{2})(1) + (N_{2} + N_{3})(20) + N_{3}(400)}}{N_{1} = \frac{97}{N} = \frac{1}{N} \frac{1}{N_{2}} \frac{1}{N} \frac{1}{$



	Intel Nehalem P6 Quad	AMD Opteron X4				
L1 caches	L1 I-cache: 32KB 64-byte blocks, 4-	L1 I-cache: 32KB 64-byte blocks, 2-				
(per core)	way, approx LRU replacement, hit	way LRU replacement, hit time 3 3 cycles				
	time n/a	cycles				
\$	L1 D-cache 32KB, 64-byte blocks 8-	L1 D-cache: 32KB, 64-byte blocks, 2-				
	way, approx LRU replacement, write-	way, LRU replacement, write-				
	back/allocate) hit time n/a	back/allocate, hit time 3 cycles				
L2 unified	256KB 64-byte blocks, 8-way approx	(512KB,)64-byte blocks 16-way, 9 cycles				
cache	LRU replacement, write-	approx LRU replacement, write-				
(per core)	back/allocate, hit time n/a	back/allocate hit time 9 cycles hit				
L3 unified	8MB, 64-byte blocks, 16-way,	2MB 64-byte blocks 32-way replace				
cache	replacement n/a, write-	block shared by fewest cores, write				
(shared)	back/allocate, hit time n/a	back/allocate, hit time 38 cycles				
-						
n/a: data not available 64 B Blacks - 16 32-bit words						

8 64-bit words

Interface Signals



See (LC3-based cache projects):

http://pages.cs.wisc.edu/~karu/courses/cs552/spring2009/wiki/index.php/Main/CacheModule

http://www.ece.ncsu.edu/muse/courses/ece406spr09/labs/proj2/proj2_spr09.pdf

Cache Controller FSM



SRAM

- Requires low power to retain bit
- Requires 6 transistors/bit

DRAM

- Must be re-written after being read
- Must also be periodically refeshed
 - Every ~ 8 ms
 - Each row can be refreshed simultaneously
- One transistor/bit
- Address lines are multiplexed:
 - Upper half of address: row access strobe (RAS)
 - Lower half of address: column access strobe (CAS)

Some optimizations:

- Multiple accesses to same row
- Synchronous DRAM
 - Added clock to DRAM interface
 - Burst mode with critical word first
- Wider interfaces
- Double data rate (DDR)
- Multiple banks on each DRAM device



Row access	strobe	(RAS)
------------	--------	-------

Production year	Chip size	DRAM Type	Slowest DRAM (ns)	Fastest DRAM (ns)	Column access strobe (CAS)/ data transfer time (ns)	Cycle time (ns)
1980	64K bit	DRAM	180	150	75	250
1983	256K bit	DRAM	150	120	50	220
1986	1M bit	DRAM	120	100	25	190
1989	4M bit	DRAM	100	80	20	165
1992	16M bit	DRAM	80	60	15	120
1996	64M bit	SDRAM	70	50	12	110
1998	128M bit	SDRAM	70	50	10	100
2000	256M bit	DDR1	65	45	7	90
2002	512M bit	DDR1	60	40	5	80
2004	1G bit	DDR2	55	35	5	70
2006	2G bit	DDR2	50	30	2.5	60
2010	4G bit	DDR3	36	28	1	37
2012	8G bit	DDR3	30	24	0.5	31

DRAM Generations & Trends



Standard	Clock rate (MHz)	M transfers per second	DRAM name	MB/sec /DIMM	DIMM name
DDR	133	266	DDR266	2128	PC2100
DDR	150	300	DDR300	2400	PC2400
DDR	200	400	DDR400	3200	PC3200
DDR2	266	533	DDR2-533	4264	PC4300
DDR2	333	667	DDR2-667	5336	PC5300
DDR2	400	800	DDR2-800	6400	PC6400
DDR3	533	1066	DDR3-1066	8528	PC8500
DDR3	666	1333	DDR3-1333	10,664	PC10700
DDR3	800	1600	DDR3-1600	12,800	PC12800
DDR4	1066-1600	2133-3200	DDR4-3200	17,056-25,600	PC25600

- DDR:
 - DDR2
 - Lower power (2.5 V -> 1.8 V)
 - Higher clock rates (266 MHz, 333 MHz, 400 MHz)
 - DDR3
 - ∎ 1.5 V
 - 800 MHz
 - DDR4
 - 1-1.2 V
 - 1600 MHz
- Graphics memory:
 - Achieve 2-5 X bandwidth per DRAM vs. DDR3
 - Wider interfaces (32 vs. 16 bit)
 - Higher clock rate
 - Possible because they are attached via soldering instead of socketted DIMM modules



- Memory is susceptible to cosmic rays
- Soft errors: dynamic errors
 - Detected and fixed by error correcting codes (ECC)
- Hard errors: permanent errors
 - Use sparse rows to replace defective rows
- Chipkill: a RAID-like error recovery technique

Increasing Memory Bandwidth





Six basic cache optimizations:

- Larger block size
 - Reduces compulsory misses
 - Increases capacity and conflict misses, increases miss penalty
- Larger total cache capacity to reduce miss rate
 - Increases hit time, increases power consumption
- Higher associativity
 - Reduces conflict misses
 - Increases hit time, increases power consumption
- Higher number of cache levels
 - Reduces overall memory access time
- Giving priority to read misses over writes
 - Reduces miss penalty more reads than writes
- Avoiding address translation in cache indexing
 - Reduces hit time

> spatial locality

