/*---------------------*
* testVerilogCompile_foo.v
*
*  "foo" device model.
*----------------------*/
module foo;

    reg out;

    always begin
        #2 out = `RD_J;
        #2 out = `RD_OP;
    end

    initial begin
        out = `RD_OP;
    end

endmodule