




# LC3 Memory Map

See P&P Appendices A and C:  
LC-3 ISA, TRAPS, Devices, Interrupts, Exceptions.



Vector Table, hardware defined  
VT space:  $0000 - 0200 = 2^9 \frac{1}{2}k$

## OS space

$0 - 3000 \quad 3 \times 2^{12} = 12k$

$\approx 64k - 12k = 53k$

## device address range

1111 1111 1110 0000 FFEO  
⋮ ⋮ ⋮ ⋮ ⋮  
1111 1111 1111 1111 FFFF

↑  $\leftarrow 5 \text{ bits} \rightarrow 32 \text{ registers}$

If these bits,  $\text{addr Bus}[15:5]$ , are all 1's, reference is to I/O device register, not memory.

Memory ignores R/W request.

Device responds.

# Memory access, register usage

C compiler generated

```
.orig x3000
```

```
LD R4, DATA_POINTER
LDR R6, R4, #0
LDR R5, R4, #0
LDR R7, R4, #1
jsrr R7
TRAP x25
```

*assembler fills in offsets*

```
DATA_POINTER:
.FILL GLOBAL_DATA
```

*labels become addresses*


```
main:
    JMP R7
```

```
func:
    JMP R7
```

```
GLOBAL_DATA:
.FILL xF000      ;;; Stack bottom
.FILL x3007     ;;; address of main
.FILL x1234     ;;; int x = 0x1234
.FILL x0010     ;;; int y = 16
.FILL func      ;;; address of func
```

*assembler fills in actual address (loader might edit address)*

Mem



;----- get data from variable y:

```
ADD R2, R4, #2
LDR R2, R2, #0
```

;----- jump to func's location:

```
ADD R7, R4, #3
JSRR R7
```

## MEMORY ADDRESS IN MEMORY

Pointer access and usage

A pointer "points to" an object.

A pointer == an address.


A pointer variable == location containing address.



A pointer refers to an object: data or instructions

--- fetch address from location

--- R/W data to/from address OR jump to address

Mem






Aside: Using what we had above to eliminate ldi, we could eliminate both LDI and TRAP instructions from the LC3's ISA: we would have two unused opcodes to play with.

# Exceptions Interrupts

Yet another **address-in-memory** mechanism. Just like **TRAP**, but not an instruction.

Something goes wrong: jump to OS routine, Exception  
 I/O device sends a signal: jump to OS routine, Interrupt

Jump is same as TRAP:



### EXCEPTIONS

- detected during instruction execution.
- "illegal opcode"
- detected in state-32 (decode):
- $VECT\_REG \leq x0100$ .

### INTERRUPTS

- generated by device interrupt logic
- detected in state-18 (fetch)
- keyboard event:
- $VECT\_REG \leq x0180$

$PC \leftarrow Mem[ Vect\_reg ]$   
(How To jump back?)

LC3 Controller States,  
13: opcode exception  
44: privilege exception  
49: interrupt

But, more needs to be done: Save currently executing code's state!

Not the same as TRAP.


For TRAP, currently executing code,

- knows a jump is occurring;
- can SAVE its own STATE beforehand;
- knows its CC state could change: does not BR immediately after TRAP.

Before we explain saving state, let's see Stack Addressing.

## STACK OPERATIONS

### I. Access top item in stack.




LDR R2, R6, #0

$R2 \leq MEM[R6]$

Stack Pointer (SP) is R6

## II. Put new item on top of stack: PUSH




### PUSH R1

ADD R6, R6, #-1  
STR R1, R6, #0

R6--  
MEM[R6] ← R1

## III. Remove item from top of stack: POP



### POP R3

LDR R3, R6, #0  
ADD R6, R6, #1

R3 ← MEM[R6]  
R6++

### Saving state

We need to *restart* currently executing code in its *same execution state* (PSR, PC, SP, RegFile)

When an **exception/interrupt occurs**

---- PSR **altered** immediately, before the next instruction is fetched.

---- PC **altered**, i.e., a jump.

PC could go to R7, but what is in R7 (function calls, nested interrupts)?

---- SP (R6) **altered** to push state, it needs to be saved.

---- Regs can be **saved by service routine code**.

====> **Hardware**, not instruction execution, **must save state!**

# LC3 States for Interrupt

49 INT

MDR  $\leftarrow$  PSR  
 PSR[10:8]  $\leftarrow$  3'b111  
 PSR[15]  $\leftarrow$  1'b0  
 <PSR[15] == 1?> save R6

37, 41 push PSR

SP  $\leftarrow$  SP-1  
 MAR  $\leftarrow$  SP-1  
 Mem  $\leftarrow$  MDR

43, 47, 48 push PC


MDR  $\leftarrow$  PC-1  
 SP  $\leftarrow$  SP-1  
 MAR  $\leftarrow$  SP-1  
 Mem  $\leftarrow$  MDR

50, 52, 54 jump


MAR  $\leftarrow$  Vector  
 MDR  $\leftarrow$  Mem  
 PC  $\leftarrow$  MDR

1. push PSR  
 2. set kernel mode  
 Set INT Priority

3. push PC-1



4. jump to OS,  
 interrupt handler



ALSO, if PSR[15] == 1, must save SP, and switch to SUPER'S STACK. See R6 save/restore hardware near ALU.

When **exception/interrupt** routine **COMPLETES**

--- **RESTORE Regs**, done in service routine  
 execute **LD** instructions

--- **RESTORE PC, PSR**,  
 execute the **RTI** instruction:

Pop PC  
 Pop PSR  
 Restore SP (see R6 save/restore hardware)

8 RTI

MAR  $\leftarrow$  SP

36, 38, 39

MDR  $\leftarrow$  Mem  
 PC  $\leftarrow$  MDR  
 SP  $\leftarrow$  SP+1  
 MAR  $\leftarrow$  SP+1

Pop PC

40, 42, 34

MDR  $\leftarrow$  Mem  
 PSR  $\leftarrow$  MDR  
 SP  $\leftarrow$  SP+1

Pop PSR

< PSR[15] == 1? >

Restore R6  
 SP

