Lec-5a-devices

We want to build a Universal Turing Machine (rather, its equivalent, a Computer).
Such a machine consists of a Finite State Machine (FSM) and a Read/Write tape.
A FSM has two physical components, a state-element and a functional element.
The state-element defines what state the FSM is in currently.
The functional element determines what state is next and what symbol to output.
To build these two elements physically, all we need are basic switching devices.

All devices have errors. We need Signal-Restoring, Non-Linear Logic. Ohm's Law devices are LINEAR.

Linear NOT(x) device: NOT(x) = -1(x) + error

NOT(1) = -1 + errorNOT(-1) = 1 + error





Input error propagates to output. Error grows.

Output is input to another device, error gets worse each step.

NOTE:

error is + or - randomly ===> random walk ===> after n devices, variance is sqrt(n) ===> error grows w/o bound Take random step (either in the -1 or +1 direction). How far from 0 can you expect to be after k steps? About  $k^{1/2}$  away. With probability 0 you will be at 0, and error gets unboundedly large.

We must Reduce error at each stage ==> exponentially decreasing effect in later stages.



and

if output error size is not too big,

Then

output after k stages never hits FORBIDDEN ZONE.

So, if we plan to have a circuit with long device chains, we must have non-linear devices w/ suitable response curves.

Do we plan to have long chains? YES:

- (1) feedback in system,
- (2) chained data operations:  $D1 \implies D2 \implies D3 \implies D4 \dots$
- (3) 1 Billion devices per cpu

## Solid State devices - Semiconductors

Silicon crystals

Si has 4 bounding ebounds 4 Si neighbors crystal is diamond-like

> silicon Ch crystal



Holes and e- move in opposite directions, "current" direction is same a hole movement.

e- FLOW (opposite of "current" flow):

**n-type** ===> **p-type**, EASY "hot" conduction energy e- are free to move.

**n-type** <=== **p-type**, HARD "cold" bonding energy e- need energy to become "hot" e-.





h-Mos inverter

IN ·







## Logic CIRCUITS

Two kinds of logic circuits:

(1) w/ feedback, SEQUENTIAL: can hold STATE

(2) w/o feedback, COMBINATORIAL: realize FUNCTIONS

Basic logic gates: NOT, 2-input NOR, 2-input NAND. That's all we need for both sequential and combinatorial circuits.

(NAND alone is sufficient, also NOR alone is sufficient.)

Combinatorial acyclic NOT, NOR, NAND ckt



State = feedback

A circuit with feedback can "remember". It is in a "state".

What state is it in? That depends on its past state.

We cannot tell by looking.

Let's analyze a circuit by assuming its state. Then see if our assumption is consistent.





Circuit has two stable states: aka, meta-stable, bi-stable.

What state when power is first turned on? Unknown, random.

Can we set the state, using voltage inputs? NO. Is device useless !?!



**CIRCUITS W/ STATE** 

NOT-NOT circuit is stable in either of two states: BISTABLE element.

NAND-NAND circuit with both A = 1: same as a NOT-NOT circuit.

Is there something new here? YES: control.













dynamic latch



Charge moves through n-type or p-type (both open at same time). Inverter gate set to 0 or 1. Transistors turned off, charge held on gate. Has to be recharged as leakage drains charge.



Masks define lines, lines define chip features

Smaller lines ===> More features





inte 4004



**HRENKE** 

Silicon (Si) crystal formed:

-- seed crystal

- -- molten Si bath
- -- slow rotation, pulling

===> Si ingot

Si Wafer formed:

-- Cut ingot into thin slices

Circuits printed:

Masking/etching per layer.

Die/chip removed:

Memory Controller

Queu

Shared L3 Cache

intel i7

Core

Each die is a complete chip circuit, cut from wafer.

Core

Core



 $(10 \mu m \rightarrow 10 nm)^{2}: (X 10^{3})^{2} = X 10^{6}$ 

2× # Tr/2 yr end of the road?