


# Verilog

1. Produce a Verilog file: [foo.v](#)
2. compile it for simulation: [iverilog foo.v](#)
3. simulate system: [vvp a.out > testResult.txt](#) → output to file
4. see what happened: [vi testResult.txt](#) → see content

## Discrete Event Simulation


- create an event which occurs at time t
- check what that event will cause to happen:
  - create new events at t (zero delay)
  - create new events at  $t + d$  ( $d$  delay)



## Event Processing

```
WHILE(1)
  --- get earliest event E from queue
  --- E creates new events, insert into queue
  --- delete E
end WHILE
```

Q. Which  $t=0$  event is processed first?



## Verilog statements, making things happen / creating events

Only two types of "action" statements:

- initial
- always

*all initial and always statements run in parallel  
They all start creating events at  $t=0$*

```
initial begin
  A = 0;
  #1
  A = 1;
  #1
  A = 0;
end
```

create event,  $t=0$   
wait 1 tick  
create event,  $t=1$   
wait 1 tick

go once through

```
always begin
  A = 0;
  #1
  A = 1;
  #1
  A = 0;
end
```

start over,  
forever

go through

Q. How many events created at  $t=2$ ?  
Q. If there were no delays (#1), how many at  $t=0$ ?

```

reg clock;
initial begin
  clock = 0;
end
always begin
  #10 clock = ~clock;
end

```

This is a free running clock.  
 Starts = 0 at  $t=0$ .  
 Switches to 1 at  $t=10$ ,  
 back to 0 at  $t=20$ ,  
 ...  
 forever

```

always @ ( clock ) begin
  $display( "time=%d", $time );
  $display( "clock = %b", clock );
end

```

This waits for clock to change.  
 Then creates two events to call  
 system functions \$display + \$time.

Q. At what simulation time will the first \$display occur? The second?  
 The third? Which \$display runs first?

## Signal Values

Verilog knows three signal values:

- 0, logic 0 (~ GND)
- 1, logic 1 (~ +5v for us)
- x, unknown logic value; wire is driven, but cannot determine value.
- z, high-impedance, nothing driving the wire to a specific value.


```

initial begin
  A = 0;
  $display( "A = %b", A );
#5
  $display( "time=%0d", $time );
...

```


All wires are x or z  
 until some event changes it  
 to 1 or 0.

what value makes sense for  
 y in each case?



Q. What value will \$display show for A?


what value makes sense for y?



Verilog reasons it this way:

$$\text{NOT}(0) == 1 == \text{NOT}(0)$$




Which, works out electrically as well:  $y = 1$ .



$$\Delta V \text{ across } R = iR = 0R = 0$$

$$y = +5V$$

what value makes sense for  $y$ ?



As a logical statement, the NOT-NOT circuit says this,

$$\text{NOT}(0) == \text{NOT}(1)$$

This does not make sense, mathematically.

Electrically, the value of  $y$  might be a perfectly good logic value near 0V. But that depends on the device's characteristics (see at right).

Verilog will simply say it cannot guess:  $y = x$ .

$$\text{actually, } i_2 = i_1 + i_1 = 2i_1$$

$$\Delta V_2 = i_2 R_2 = 2i_1 R_2$$

$$i_1 = (5V - \Delta V_2) / R_1$$

$$\Delta V_2 = (5V - \Delta V_2) 2R_2 / R_1$$

$$\Rightarrow \Delta V_2 = 10R_2 / (R_1 + 2R_2)$$

$$\text{if } R_2 \ll R_1, \text{ then } \approx 0V$$

but, what happens in real device?  
Measure it!

How to stop the simulation:

```
initial begin
    #1000 $finish;
end
```

This runs in parallel w/ other statements.  
It waits until  $t = 1000$ , then calls `$finish`

Other Verilog Language Elements

--- Definitions, e.g., reg A, assign, ...

--- Helper code, helps you write actions using less text  
integer, for, ...

--- Behavioral modeling  
while, if, then, ...


documentation:

see projects/LC3trunk/docs/verilog


or google "verilog tutorial"

## Work Flow


### Electric Window



^Tools.Simulation(Verilog).  
WriteVerilogDeck




%> iverilog bar.v




%> vvp a.out > res.txt


### shell commandline



## Verilog Code Structure from Electric Cells



Cell "add16 {sch}"



add16.v

Electric.  
Tools.  
Simulation.  
Write Verilog


/\* Verilog for cell 'parts:add16{sch}'  
from library 'parts'\*/

```
module add16(A, B, out);
  input [15:0] A;
  input [15:0] B;
  output [15:0] out;
```

/\* user-specified Verilog code \*/  
/\*-----  
\* add16  
\* adds two 16-bit inputs  
\*-----\*/  
/\*\*/ reg [15:0] out;  
/\*\*/  
/\*\*/ always @(A or B) begin  
/\*\*/ out = A + B;  
/\*\*/ end  
/\*\*/  
/\*\*/ initial begin  
/\*\*/ out = 16'h0000;  
/\*\*/ end

```
endmodule /* add16 */
```

cell "add16\_test{sch}"



module parts\_\_add16(A, B, out);  
 input [15:0] A;  
 input [15:0] B;  
 output [15:0] out; **← Export**

/\* user-specified Verilog code \*/  
/\*-----  
\* add16  
\* adds two 16-bit inputs  
\*-----\*/  
/\*\*/ reg [15:0] out;  
...  
/\*\*/ end

```
endmodule /* parts__add16 */
```

module add16\_test();  
 wire [15:0] A;  
 wire [15:0] B;  
 wire [15:0] out; **Top-level, no args**  
**BUS**

/\* user-specified Verilog code \*/  
/\*-----  
\* Drive adder inputs
 \* \_\_\_\_\_
 \*/
/\*\*/ reg[15:0] Asrc;
...
/\*\*/ end

```
parts__add16 ADDER(.A(A[15:0]), .B(B[15:0]), .out(out[15:0]));
```

**Export**

**instance of add16**


**BUS**

# Structural vs. Behavioral

STRUCTURAL — wires and gates: verilog wire, reg, and, or, buff, ... (other primitives)

Behavioral — description of behavior: verilog if(), while(), case(), ... (other constructs)

## Gate-level Modeling



STRUCTURAL

via

"primitives"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, a, b;
    and   and_0( y, x, a );
    or    or_0( a, b, x );
endmodule
```

Data Flow

via

"continuous  
assignment"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, b;
    assign y = (x & (x | b));
endmodule
```

## Delays

--- We can specify delays for devices and wires (modeling real life). But then we have to check circuit timing issues.

--- We can have 0 delay devices (math/logic). But then we don't know how things actually occur.

--- If you cannot be sure how events will be ordered, put in a delay.

Q. Will the \$display() and \$write() events occur before or after signal changes?

--- This will make you more certain,  
#1 \$display();

```
module f();
    reg A, B, C;
```

```
initial begin
    #2 A = 0;
    #2 B = 0;
    #2 C = 0;
    #2 $finish;
end
```

```
always @(A or B or C) begin
    $display(" --- t=%0d --- ", $time);
    $write("A=%b ",A);
    $write("B=%b ",B);
    $write("C=%b ",C);
    $write("\n");
end
```

```
endmodule
```

Q. Trace all the output events, showing what is printed.


at what time do these events occur?  
Are they ordered, i.e., blocking?

# Ordering Events

input c;  
wire c;  
output a, b;  
reg a, b;

```
initial begin
    a = 0;
    b = 0;
end
always @(c) begin
    a = c;
    b = a & c;
end
```

**blocking assignment**



**RHS evaluated in order, after preceding LHS assignment**


Which is the correct, i.e., more realistic?

Depends on what we are modeling.

USE  $\leq$  (non-blocking, for parallel occurring assignments)

USE  $=$  (blocking or procedural, for behavioral modeling)


$c = 0$   
 $a = 0$   
event:  $c \leftarrow 1$



input c;  
wire c;  
output a, b;  
reg a, b;

```
initial begin
    a = 0;
    b = 0;
end
always @(c) begin
    a <= c;
    b <= a & c;
end
```

**non-blocking assignment**



*a's old value used for b*


**RHS evaluated in parallel, globally, before LHS assignment**

# BUSSES, Arrays

wire  
order  
assumed

```
wire [7:0] busA;
wire [3:0] busB;
reg Asrc;
assign busA = Asrc;
assign busB = A[7:4];

initial begin
    Asrc = 8'd255;
end
//-- busAsrc = 8'hFF;
//-- busAsrc = 8'b11111111;
```



## Expressing multi-wire signal values

| <u>size(*bits)</u> | <u>format</u> | <u>number</u> | interpret number as an expression in: |
|--------------------|---------------|---------------|---------------------------------------|
| 8                  | d             | 255           | ( d = decimal )                       |
|                    | h             | FF            | ( h = hex )                           |
|                    | b             | 1111 1111     | ( b = binary )                        |

## Combining busses

input [3:0] a, b;  
output [9:0] y;

assign y = { 3{ a[1:0] }, b[3:2], 2'b00 };

( duplicate 3 times ) and ( concatenate )

{ a[1], a[0], a[1], a[0], a[1], a[0], b[3], b[2], 1'b0, 1'b0 }

y[9] → y[8]

y[0] →

| decimal | hex | binary |
|---------|-----|--------|
| 0       | 0   | 0000   |
| 1       | 1   | 0001   |
| 2       | 2   | 0010   |
| 3       | 3   | 0011   |
| 4       | 4   | 0100   |
| 5       | 5   | 0101   |
| 6       | 6   | 0110   |
| 7       | 7   | 0111   |
| 8       | 8   | 1000   |
| 9       | 9   | 1001   |
| 10      | A   | 1010   |
| 11      | B   | 1011   |
| 12      | C   | 1100   |
| 13      | D   | 1101   |
| 14      | E   | 1110   |
| 15      | F   | 1111   |

$$\begin{aligned}
 \text{hex } 2D &= 2 \times 16^1 + D \times 16^0 \\
 &= (0010) \times 2^4 + (1101) \times (2^4)^0 \\
 &= 00100000 + 1101 \\
 &= 00101101 \text{ binary}
 \end{aligned}$$

⇒ easy to convert  
hex ↔ binary

# definitions, parameters

```
'define BUSWIDTH 16  
reg [(`BUSWIDTH - 1) : 0] busA;
```

Macro substitution.

Equivalently: reg [15 : 0] busA;

(put defs in a header file and `include it)

include header.vh  
(ie, back' single quote)

## Parameters

```
module F();  
  parameter WIDTH = 8;  
  reg [(WIDTH - 1) : 0] busA;  
  ...  
endmodule
```

Seems redundant, but here's how we use it.

```
module H();  
  defparam foo.WIDTH = 32;  
  F foo;
```

override parameter explicitly affects following def

or  
F #(16) bar;

implicit override: by order parameters were defined. E.g., #(10, 16, 2) means 1st param gets 10, 2nd gets 16, 3rd gets 2

# Tasks = methods

```
module memory(...);  
  ...  
  
  reg [7:0] regWords [15:0];  
  integer i;  
  
  task clear;  
    begin  
      for (i = 0; i < 15; i = i + 1)  
        begin  
          regWords[i] = 8'd0;  
        end  
    end  
  endtask  
  
endmodule
```

otherwise, 16 assignments

"helper" code = shorthand

```
module top();  
  memory mem;  
  
  initial begin  
    mem.clear;  
    mem.regWords[0] = 8'b000111;  
  end  
  
endmodule
```

invoke Task

## Naming in hierarchy

name1.name2.name3  
top-level instance name  
instance inside name1  
instance inside name2

# Pre-defined Tasks

|  |   |
|--|---|
| \$display( "...", ... );                   | — has eoln  |
| \$write( "...", ... );                     | — no eoln   |
| \$time;                                    | — simulation time step  |
| \$monitor( "...", ... );<br>\$strobe(...); | } — like \$display, but w/ implicit "always @(x)"   |
| \$fopen( ... );<br>\$fwrite( ... );        | } — uses Multi-Channel Descriptor: multiple files,<br>or use a File-Descriptor: 1 file<br>(broken?)                     |
| \$readmemb( "filename", dataArray);        | — (reads data into model,<br>text file contains binary notation)  |
| \$readmemh( "filename", dataArray, ...);   | — (text file contains hex notation)<br>optional: Begin/end indices (both binary and hex)                                |
| \$dump(...);                               | — dumps every signal @ every change, use w/ GTK wave  |
| \$stop;                                    | — goes to interactive mode, then enter "\$finish" to quit.<br>(ctrl-c during simulation also goes to interactive mode.) |
| \$finish;                                  | — quit simulation   |

## More Signal propagation delays

$\$2 A = B \quad \} \quad B \text{ sampled and } A \text{ changes both at } t+2$

$A = \$2 B \quad \} \quad B \text{ sampled at } t, \\ A \text{ changes at } t+2$

and  $\$3,2$  and  $Y, A, B \quad \} \quad \begin{array}{l} A \text{ or } B \text{ changes,} \\ \text{causing } Y \text{ change} \end{array} \quad \underline{Y \text{ changes @}}$

implicit set parameters

|                   |                 |
|-------------------|-----------------|
| $Y \rightarrow 1$ | $t+3$           |
| $Y \rightarrow 0$ | $t+2$           |
| $Y \rightarrow 3$ | $t + \min(3,2)$ |

wire A  
assign  $\$2 A = B \& C \quad \} \quad \begin{array}{l} B + C \text{ sampled at } t \\ A \text{ changes at } t+2 \\ (\text{unless } b, c \text{ change} \rightarrow \text{canceled}) \end{array}$

wire  $\$2 A;$   
assign  $A = B \& C \quad \} \quad \begin{array}{l} \text{wire } A \text{ takes 2 ticks to see } (B \& C), \\ \text{same as above.} \end{array}$

always @ (posedge clk) begin  
 $a = b;$   
 $@(\negedge \text{clk})$   
 $a = \sim b;$   
 $@(c \text{ or } \text{clk})$   
 $a = 0;$   
 end

} what's in "a" if c doesn't change?

How many times does c change?

always begin

```
wait( a );  
#1  
c = ~c;
```

end

only waits if  
 $a \neq 1$  (0,x,z)  
 $\cong \text{wait-until } (a == 1)$

initial begin

```
c = 0;  
a = 0;  
#3  
a = 1;  
#3  
a = 0;  
#1  
$finish;
```

end

→ easy way to find the answer:

always @(\*) begin

```
*1 $display ("%b", c);
```

end

```
always @(posedge clk) Q1 = D;
```

```
always @(posedge clk) Q2 = Q1;
```


initial begin

```
@(posedge clk) D = 0;
```

```
@(negedge clk) D = 1;
```

end

what happens to Q1, Q2 ?



## Other language elements

---- Looping (forever, while, for)

These can appear inside an "initial" or "always", and can thus start at times other than 0. Conditionals are T if they evaluate to 1, F if they evaluate to 0, x, or z. "Forever" is the same as "while(1)".

---- Control (fork, join)

Creates parallel event streams that synchronize at the "join": all enclosed "begin-end" blocks run in parallel and the last to finish exits the "fork-join". E.g.,

fork

```
begin ... end  
begin ... end
```

join