

projects/LC3-tools/electricBinary.jar

(or download directly from StaticFree web site)





Hierarchical design

we are in bar{sch}?



Schematic Cell

foo{sch} has circuit design

schematic cell vs. icon cell

foo{ic} has graphical design

Hierarchy:

place icon foo{ic} into cell bar{sch} ===> creates an instance of foo in circuit

We need hierarchical connections

Icon Cell





^ Tools. Simulation (Verilog). Makellerilog Deck ELectric + Verilog \rm Electric File Edit Cell Export View Window Tools Help 🚵 🖥 💽 🖑 🔍 🎦 🥒 🗰 0.5 🗮 🔚 🖪 🐚 Verilog Inoname:bar{sch} ELectric Components Explorer Layers module def schematic cell - IIII LIBRARIES - module parameters schematic exports icon instance — module instance, wires ____ instances of wire object connect icon's exports - instance's actual wire args /* Verilog for cell 'ff{sch}' from library 'ff-lib' */ /* Created on Fri Jan 18, 2013 11:51:35 */ /* Last revised on Fri Jan 18, 2013 12:12:05 */ /* Written on Fri Jan 18, 2013 12:18:34 by Electric VLSI Design System, version 9.03 */ module ff(); /* user-specified Verilog code */ //***** //** Y = m 1 + m 2//*********************** /**/ reg srcX; Electric { Trims redundant parts. also, produces unused wires, /**/ reg srcY; /**/ assign X = srcX; /**/ assign Y = srcY; /**/ initial begin /**/ srcX = 0;/**/ #1 /**/ srcX = 1;/**/ #1 /**/ \$display("X = %b", X); /**/ #1 Electric makes up instance names, if none assigned. /**/ \$finish; /**/ end wire X, Y, and_0_yc, and_0_yt, and_2_yc, and_2_yt, buf_0_c, buf_1_c, net_0; wire net_11, net_5, net_6, or_0_yc, or_0_yt, pin_16_wire; and and_0(net_5, net_0, X); net 5 is a instance of unit and and_2(net_11, net_6, Y); not buf_0(net_0, Y); not buf_1(net_6, X); and b is a instance of and or or_0(Y, net_11, net_5); endmodule /* ff */ or 10 is a instance of or y or and \$ and 0's output or 0's input connects to

because **net_5** is in the proper place in both argument lists.

Connections in verilog Verilog 2-level syntatic structure 1) by location 2 in ang list sub-level module definitions top-level module (a "testbench") and and 0(Y, A, B); Same syntatic structure as C and and_0(.in1(B), .out(Y), .in0(A)); 2) by formal ang-name (wine name) module and (out, in0, in1) output out; input in0; export name input in1; order doesn't matter reg out; wire in0; wire in1; Electric exports in foo ssch ? Serilog formal parameters in0 out - default type is wire outputs can be req in1 module foo(in0, in1, out); input in0;
input in1; Formal parameters in bar{sch} output out: actual wires attached to exports wire w: and and_1(out, in0, w); or or_0(w, in0, in1); foo endmodule /* foo */ В actual args module bar(); wire A, B, Y; noname__foo foo_0(.in0(A), .in1(B), .out(Y)); /* bar */ endmodule

pins wire wre. wires go from pin to pin. A bus is a collection of wires. buses go between bus-pins. Spice Cell 605 pins bus (currently selected mode) WUR Draw a wire: 1. place a pin ^Components.{ wire pin, blue dot } //-- select pin object ^{cell area} //-- drop pin instance 2. place wire from pin ^{pin instance in cell area} //-- select pin instance ^Components.{wire, blue line} //-- select wire object //-- extend wire from pin {cell area}^ Draw a bus: use bus-pins + bus. Name the bus, indicate how many wires: "Edit. Properties, Object Properties select bus, not bvs-pin iyers Arc Properties Type: bus name Network: net@1 Naming a bus: Name: busA[3:0] Props. identifier[range] Width: 1 Bus size: 1 Length: 12.5 Angle: 180 V Easy to Select identifier = "busA" = "3:0" range means

bus consists of four wires named, "busA[3]", "busA[2]", "busA[1]", and "busA[0]".

Range is [most-significant-bit : least-significant-bit]

Selecting Text

A wire or bus name is displayed as a text object instance. To move the text, you must select it. BUT, what if it is under the bus? Select some other text first. or ^Edit.Text.FindText

selected

text



bar {sch }





Collecting wires into a bus:

The wires connected through export C are

{ out[2], out[3], out[0] }

buses into a single bus.

out[2] is C bus's high bit out[3] is C bus's bit-1 out[0] is C bus's low bit

BTW, this failed to produce correct verilog: Electric ignored export B. How come?

You need to add buffers so that every signal has a connection to some device, as shown below. Otherwise, Electric trims too much. A buffer is two NOT gates, NOT(NOT()). They are good for signal restoration or driving long wires.



out[2] <u>C[2]</u> C[2:0] C[2:0] out[3] <u>C[1]</u> out[0] **C[0]**

Splitting and Joining buses

This cell splits the bus from FOO 1. Upper 2 bits go to export B[1:0]. Lower 2 bits go to export A[1:0].

The verilog produced drops the bus out[3:0], and uses A[1:0] and B[1:0] instead.

Connection to FOO_1 concatenates A and B