Lec-memMapIOtrapJSR

Memory Mapped I/O:

I/O Devices have read/write access via device registers.



0000:

Vector





Trap xFF vector Exception x00 vector Exception x7F vector Interrupt x80 vector Interrupt xFF vector **OS code/text OS data OS** heap **OS stack bottom USER code/text**

USER data

USER heap

....

USER stack bottom Device 0 register

Device 1FF register

Memory device's address decoder does not recognize these as memory addresses.

This portion of physical memory is not accessible.





ctl_Bus



What is Non-Memory Mapped I/O?

--- Separate opcodes and address space (Intel x86 IA-32 and IA-64 ISAs):

in r4, x0D

--- Control-Bus signal "IO": 0, access memory; 1, access I/O device (uses same address wires)



Operating System I/O functions Depends on OS version. LC3

TRAP <n></n>	Assembly-pseudonymn	Description
TRAP x25 TRAP x20 TRAP x21 TRAP x22 TRAP x23 TRAP x24	HALTjump to OS wGETCone char in, kOUTone char out,PUTSstring out, MeINdisplays promPUTSPsame as PUTS	<pre>/ message, loops in OS forever. eyboard data ==> R0[7:0] (clears R0 first). R0[7:0] ==> display; ignores big-end byte, R0[15:8]. m[R0++] ==> display until x0000. Ignore big-end byte, 1 char per word. pt, then one char in ala GETC. S, but packed (2 chars per word, little-end byte then big-end byte).</pre>

See PP, Append. A.4, Table A.2

Who wrote this code? Which OS code is loaded into PennSim? Does Ic3as translate "HALT", "halt", ...? Who wrote Ic3as? Does every assembler for LC3 do the same thing?



- 3, 4. send address to addrBus: MAR <== MDR (FE00) addrBus <== MAR
- 9. KBSR data to destination register:
- R1 <== sys_bus <== MDR

MDR <== dataBus



Trap instruction execution

TRAP routines provide services.

User (and OS) code jumps to Trap's code to use service.



Reuse code.

Who (caller/callee) is responsible for saving/restoring registers?
If code is generated by compiler? ==> by compiler convention.
(What about CC?)

k3



JSR R7 <== PC PC --- PC + IB[1(



JSSR R7 <== PC PC <== RegFile[|R[8:6]]



OK, So far, so good, BUT

What about passing arguments and return values?

What about nested calls, recursion?

Generally, saving state involves more than RegFile:

PSR[15]=**Privilege** level(1=user, 0=super)**PSR**[10:8]=Interrupt Priority level(0=low, 7=high)**PSR**[2:0]=Condition Codes(N, Z, P flags)

Also, there are usually other important bits in PSR (but not for LC3). Also, there are other status and control registers (but not for LC3).

(see Fig.s C. 2+C.7, FSM states for Trap) Puzzler, PP Fig. 9.8

st r7, saved_r7 jsr save_regs ... save_regs: st r1, saved_r1 st r2, saved_r2 ... st r6, saved_r6 ret saved_r1: .FILL x0000 saved_r2: .FILL x0000 ... saved_r6: .FILL x0000

saved_r7: .FILL x0000

In PP's Fig. 9.8,

Why isn't "st r7, saved_r7" inside the routine "save_regs"?

Does this mechanism work for nested calls?

Could we use the stack instead?

Why not "jsr save_regs" before "st r7, saved_r7"?

where did this Trap x 23 "IN" code come from ? If its' in OUR LC3 memory, how did it get there?

Where can I find the source code for the trap x23 routine?

- (1) run PennSim.jar or lc3sim or Simulate.exe,
 - ---- look at VT, at address x0023
 - ---- see what address is stored there
 - ---- look at code at that address

(2) see OS source code in src/lc3os.asm