

LC-3, addressing modes

See P&P Appendices A and C: LC-3 ISA, TRAPS, Devices, Interrupts, Exceptions.

1. DATA IN REGISTER (RegFile[i], IR , PC)

ADD R2 R3 R1 $R2 \leftarrow R3 + R1$ (register, register, register)

0001	010	011	000	001
OP	DR	SR1	SR2	

ADDi R2 R3 #2 $R2 \leftarrow R3 + IR[4:0]$ (register, register, immediate)

0001	010	011	100010
OP	DR	SR1	immed5

LEA R2 myLoc $R2 \leftarrow PC + IR[8:0]$ (register, PC, immediate)
 (assembler computes PCoffset9 from label)

1110	010	00000	0001
		PCoffset9	

2. MEMORY ADDRESS IN REGISTER (Regfile[i], PC , IR)

LDR R2 R3 #2 $MAR \leftarrow R3 + IR[5:0]$ (register, base-offset)
 $R2 \leftarrow MDR$

0110	010	011	000010
		BaseR	offset6

LD R2 myVar $MAR \leftarrow PC + IR[8:0]$ (register, PC-relative)
 $R2 \leftarrow MDR$ (assembler calculates offset from label)

1010	010	00000	0001
		PCoffset9	

BR Z myLoc $PC \leftarrow PC + IR[8:0]$ (PC-relative) (if Condition Code Z=1)

0000	010	00000	0001
	cc	PCoffset9	

jmp R2 $PC \leftarrow R2$ (register)
 (if R7, then aka "RET")

1100	000	010	000000
------	-----	-----	--------

jsr myFunc $R7 \leftarrow PC$ (PC-relative)
 $PC \leftarrow PC + IR[10:0]$ (assembler calculates offset from label)

0100	1	0000	0000000
		PCoffset11	

jsrr R2 $R7 \leftarrow PC$ (register)
 $PC \leftarrow R2$

0100	000	010	000000
------	-----	-----	--------


Typical usage (C compiler generated)

```
.Orig x3000
INIT_CODE
LD R6, STACK_POINTER
LD R5, STACK_POINTER
LD R4, GLOBAL_DATA_POINTER
LD R7, GLOBAL_MAIN_POINTER
jsrr R7
HALT
```

```
STACK_POINTER .FILL xF000
GLOBAL_DATA_POINTER .FILL GLOBAL_DATA_START
GLOBAL_MAIN_POINTER .FILL main
```

```
...
main:
...
func:
...
```

```
GLOBAL_DATA_POINTER:
.FILL x1234
.FILL x3000
.FILL x0002
.FILL func
```




;----- get data:

```
ADD R0, R4, #2
LDR R2, R0, #0
```

;----- jump to func's location:

```
ADD R0, R4, #3
JSRR R0
```

3. MEMORY ADDRESS IN MEMORY



MAR \leftarrow PC + IR[8:0] (get address where address is)
 MAR \leftarrow MDR (get address, use it)
 R2 \leftarrow MDR (get data at address)

Idea: 16-bit address using only 9 bits in IR.



```
ldi r2, myPTR
```

```
...  
myPTR: .FILL xFE02
```

Alternative: Move myPTR into a register, use base-offset mode:

```
ld r1, myPTR  
ldr r2, r1, 0
```

```
...  
myPTR: .FILL xFE02
```



R7 \leftarrow PC
 MAR \leftarrow IR[7:0] (get address where address is)
 PC \leftarrow MDR (get address == jump)


Idea: **make full 16-bit jump** using only 8 bits in IR.
 Also, how to **jump to OS trap routine** w/o knowing where trap routine's code is. Allows OS to relocate itself: just change vector table entry.

```
trap x2 ;--- jump to OS service routine x02.
```

Alternative: Move VT entry into a register, use jssr:

```
ldi r1, VT2  
jssr r1
```

```
...  
VT2: .FILL x0002
```



```
R7  $\leftarrow$  PC  
PC  $\leftarrow$  Mem[TRAPVECTOR8]
```

Aside: Using what we had above to eliminate ldi, we could eliminate both LDI and TRAP instructions from the LC3's ISA: we would have two unused opcodes to play with.


Exceptions Interrupts

Yet another **address-in-memory** mechanism. Just like **TRAP**, but not an instruction.

Something goes wrong: jump to OS routine (exception)
 I/O device sends a signal: jump to OS routine (interrupt)

The jump happens the same way, almost:

MAR \leftarrow VECT_REG
PC \leftarrow MDR



EXCEPTIONS

- detected during instruction execution.
- Eg., "illegal opcode"
- detected in state-32 (decode):
- VECT_REG \leftarrow x0100.

INTERRUPTS

- generated by device interrupt logic
- detected in state-18 (fetch)
- Eg., a keyboard event:
- VECT_REG \leftarrow x0180

PC \leftarrow Mem[Vect_Reg]
(How To jump back?)

LC3 Controller States,
13: opcode exception
44: privilege exception
49: interrupt

But, more needs to be done: Save currently executing code's state!


Not the same as TRAP.

For TRAP, currently executing code,

- knows a jump is occurring;
- can SAVE its own STATE beforehand;
- knows its CC state could change: does not BR immediately after TRAP.

Before we explain saving state, let's see Stack Addressing.

STACK OPERATIONS



I. Access top item in stack.


R2 \leftarrow mem[R6]

LDR R2, R6, #0

MAR \leftarrow R6
R2 \leftarrow MDR

Stack Pointer (SP) is R6

II. Put new item on top of stack: PUSH




PUSH R1

ADD R6, R6, #-1 1. R6--
STR R1, R6, #0 2. MEM[R6] ← R1

R6 <== R6 - 1
MAR <== R6 + IR[5:0]
MDR <== R1

III. Remove item from top of stack: POP



POP R3

LDR R3, R6, #0 1. R3 ← MEM[R6]
ADD R6, R6, #1 2. R6++

MAR <== R6 + IR[5:0]
R3 <== MDR
R6 <== R6 - 1

Saving state

We need to restart currently executing code in its same execution state (PSR, PC, SP, RegFile)

When an **exception/interrupt occurs**

---- **PSR altered** immediately, before the next instruction is fetched.

---- **PC altered**, i.e., a jump.

PC could go to R7, but what about **nested exceptions/interrupts**?

---- **SP (R6) altered** to push state, it needs to be saved.

---- **Regs** can be **saved by service routine code**.

====> **Hardware**, not instruction execution, **must save state!**

49 INT

MDR \leftarrow PSR
 PSR[10:8] \leftarrow IntPriority
 PSR[15] \leftarrow 0
 \langle PSR[15] == 1? \rangle save SP

37, 41 push PSR


SP \leftarrow SP-1
 MAR \leftarrow SP-1
 Mem \leftarrow MDR

43, 47, 48 push PC

MDR \leftarrow PC-1
 SP \leftarrow SP-1
 MAR \leftarrow SP-1
 Mem \leftarrow MDR

50, 52, 54 jump

MAR \leftarrow Vector
 MDR \leftarrow Mem
 PC \leftarrow MDR



ALSO, if PSR[15] == 1, must save SP, and switch to SUPER'S STACK.
 See R6 save/restore hardware near ALU.

When **exception/interrupt** routine **COMPLETES**

--- **RESTORE Regs**, done in service routine

--- **RESTORE PC, PSR**: the RTI instruction,

PC \leftarrow POP
 PSR \leftarrow POP

---- **RESTORE SP**, see R6 save/restore hardware

8 RTI

MAR \leftarrow SP

36, 38, 39 pop PC

MDR \leftarrow Mem
 PC \leftarrow MDR
 SP \leftarrow SP+1
 MAR \leftarrow SP+1

40, 42, 34 pop PSR

MDR \leftarrow Mem
 PSR \leftarrow MDR
 SP \leftarrow SP+1
 \langle PSR[15] == 1? \rangle (restore SP)

machine code

1110 001 1111 1110
LEA DR PCoffset9

0001 010 001 1 0110
ADD DR SR i imm5

0011 010 1111 1101
ST SR PCoffset9

0101 010 010 1 00000
AND DR SR i imm5

0001 010 010 1 00101
ADD DR SR i imm5

0111 010 001 001110
STR SR BaseR offset6

1010 011 1111 1011
LDI DR PCoffset9

.asm

LEA R1, #-3 → { PC ← 30F7
 R1 ← 30F4

ADD R2, R1, xE → { R2 ← R1 + 14
 = 3102

ST R2, #-5 → { MDR ← 3102
 MAR ← PC - 5

MEM[30F4] ← 3102

AND R2, R2, 0

ADD R2, R2, #5 → { R2 ← 5


STR R2, R1, xE → { MDR ← 5
 MAR ← R1 + 14

MEM[3102] ← 5

LDI R3, x-9

MAR ← 30F4
 MDR ← 3102
 MAR ← 3102
 MDR ← 5
 R3 ← MDR


Memory



R3 ← MEM[MEM[30F4]]

- ;- R1 <== &pointer R1 gets (address of pointer variable)
- ;- R2 <== &data R2 gets (address of pointer variable + 14) == (address of data variable)
- ;- pointer <== &data pointer variable gets (R2, address of data variable)
- ;- R2 <== 0 data calculation into R2
- ;- R2 <== 5 data calculation into R2
- ;- data <== 5 MEM[(R1, address of pointer variable) + 14] gets data, R2
- ;- R3 <== data R3 gets data from MEM via de-referencing pointer variable.

LC3 Memory Map



Vector Table, hardware defined
VT space

$$\times 200 = 2 \times 16^2 = 2 \times (2^4)^2 = 2^9 = \frac{1}{2} k$$

OS space

$$3 \cdot 2^{12} = 3 \cdot (2^3) \cdot 2^{10} = 12k \text{ w/VT}$$

$$\approx 64k - 12k = 53k$$

device address range

1111 1111 1110 0000 FFEO

 1111 1111 1111 1111 FFFF

← ↑ ← 5 bits → 32 registers

If these bits, addrBus [15:5], are all 1's, reference is to I/O device register, not memory.

