


# TAPE, kinds of tape




mag/paper tape

move L/R

R/W Head

mag/optical disk


move IN/OUT  
+ SPIN



Paper cards



R/W Head




mag/optical/mechanical, move L/R

Communications


one-way tapes

Keyboards, sensors,  
monitors, motor controls,  
Networks, etc.


## TAPE/MEMORY




Read/write Cell,  
k-bit symbol



e.g., 4-bit cell




k-bit memory  
Register/word/cell



datapath  
Register

moving L/R?


# MOVE, Read which cell?





Tape cell

Select from many inputs, send to one output  
 MUX

FSM Control




datapath Register



Implement using 2x1 muxes?

# MOVE, WRITE which cell?




Register


R/W

cell

Send one input to one of many outputs  
 DEMUX




## Demux (1x2)




decoder

## MUX (2x1)




# Decoder


exactly one output  $\approx 1$



# DeMux (1x4)




# MUX (4x1)




# RAM/MEM

IN [(k-1):0]





# MEM, Rows + Cols


M address bits  
 $\Rightarrow 2^m$  cells/words  
 K data bits per word



pass/no-pass tr.: allow current or not. Read: cell charges col. line or drains it. Write: cell input gate is charged/drained. Neither R/W: ???




## MEM(4 x 1)



Smaller decoders, fewer logic levels, faster

# Cells, SRAM, DRAM | Tri-state


## SRAM cell



Voltage in forces state change


SRAM: static, fast, large size per bit  $\Rightarrow$  small memory

DRAM: dynamic (needs recharge), slow, small size per bit  $\Rightarrow$  BIG memory



charge leaks away

## DRAM cell




voltage charges capacitor


$\Rightarrow$  Read-rewrite needed: slower

refresh cycle

capacitor charged




## TRI-STATE Buffer





E = 0, no conduction  
 E = 1, conduction

# Bus -level organization

$2^j$  memories, each  $(2^i \times k)$ ,  $m = i+j$   
 == One  $(2^m \times k)$  memory



# Memory Terminology




**k-addressibility:** increasing MAR by 1 aligns MDR k bits further in memory. Eg., "byte-addressable" means increasing address by one moves 1 byte forward in memory. NB--"Addressibility" sometimes refers to total memory size or total address space.

**word size:** number of bits in MDR. Often, same as number of bits ALU processes as a word. But, MDR might contain multiple ALU words: then it is called the memory **line size**.

# Reg file

A little (fast) memory, with multiple read and/or write ports.



## Next

We have: FSM controller  
functions, registers for datapath  
Tape (RAM, etc.)

Need: encoding for descriptions (LC3 ISA)  
encoding for data  
functional units for operations on data (ALU)

