



PC - indirect



RegFile[DR] <== Mem[Mem[PC + PCoffset9]]



Register



ADD, AND

DR <=== SR1 op SR2

NOT

Address are formed from,

- --- register content (PC or RegFile)
- ---- IR bits (a portion of instruction)
- --- content of memory

Addresses are **used**,

- --- access memory (load MAR)
- ---- change location of instruction fetch (load PC)
- ---- saved for later use (load RegFile or memory)



We need Two Language elements BR, JMP and a way of 'remembering' cond Branching: load PC based on condition evaluation

- --- LC3's decode state: 16-way branch
- --- minimum branching: 2-way (if-then)
- --- k-way branches can be built from 2-ways
- --- same addressing for branches
- --- condition is function of symbols read (think, Turing Machines)
- --- compare symbols (is-equal == difference-is-zero)
- --- LC3 stores cond in PSR Condition Codes (CC) (on all register writes)
- --- is-zero Z, is-positive P, is-negative N (CC = {N, Z, P})

(JMP + ?) == Function Calls

- --- abstraction == interface + hiding details
- --- low-level abstraction == sub-cell (Electric) == function (e.g., C)
- --- code == hardware
- --- jump into function (signal in to sub-cell's export)
- --- jump back from function (signal out from sub-cell == return value)

REMEMBER RESULT of FUNCTION EVALUTION











then

Let controller know to jump BEN <== 1







9-bit PCoffset9 ===> + or - (1/2) 2^9 about 2^8 range (256)

Not very far, out of 2^16 (64k) memory locations.

How can we jump farther?



jump to function

How?



jump table from any location in memory, and jump as far as needed.





--- TRAP is a FUNTION CALL, typically to an OS function

Programs **never need to know details** ==> much simpler. Hmmm, but how do functions **get arguments**, **return results**? Possibilities: **registers**, **memory**, **stack** (more later).

--- PROGRAM INDEPENDENCE

Programs don't have to know actual code location jump via STANDARD VECTORS, OS convention known/published OS can move function anywhere, then re-initialize VT.

--- Trap Vector Table (VT), 8-bit index ==> 256 entries [x0000 -- x00FF]

Or, One-address, multiple-functions? Number in register chooses which function. Linux uses VT vector 80 for all entries to OS: 32-bit register ==> 4G functions possible.

--- TRAP routines doing Input/Out: OS provides services to programs

OS talks to I/O devices via device registers:

- 1. LD/STR and memory addresses ("memory mapped I/O" as in LC3)
- 2. IN/OUT and separate address space (x86 architecture)
- OS contains all "driver" code, access via TRAP

--- Other mechanisms similar to TRAPS:

- 1. Interrupts: I/O devices make service requests, jump to OS routine.
- 2. Exceptions: errors such as divide-by-zero, illegal opcode, etc., cause jump to OS.