


# LC3 ISA, micro-Architecture, and Programming

## LC3 Memory

### Memory



address space:  $16'd0 - 16'hFFFF$  16-bit MAR

Word size: 16-bits, 16-bit MDR

addressability: word (16-bit) (2-Byte)

memory word size = MAR size = MDR size

Not generally true for all machines

### PUZZLE

Write a program in LC3 machine code which alters its first two instructions using data A and B:

- (1)  $instr\_0.opcode \leftarrow instr\_0.opcode + A$  (only opcode is altered)
- (2)  $instr\_1.opcode \leftarrow instr\_1.opcode + B$  (likewise)

regardless of where the program might be located in memory when executing. Assume PC initially contains address of memory word above A. Data A and B are in consecutive memory words as part of program. Don't worry about what happens after the end of the program is reached.

Below, we will show LC3 states with, (1) Register Transfer Language (**RTL**) indicating the operation, and (2) the required **NON-ZERO control signals**. For example,

**MAR**  $\leftarrow$  **PC**  
**LD\_MAR**

indicates that **PC** content transfers into **MAR**, and **LD\_MAR** control signal must be 1 (all other control signals are assumed to be 0.) Necessary signal paths are shown like this, for example,

**IR[15:12]**  $\rightarrow$  **FSM.in**

indicates that the 4 high-order bits of the **IR** need to be routed to the control **FSM**'s input.

The test bench, "top\_rtl\_testInstr", in the test.jelib Electric library displays the current simulation tick, the FSM's state, all non-zero control signals, and all non-zero MUX controls, eg.,

----- ( 3 ) -----  
----- (( 18 )) ----- [ LD\_MAR ] ----- [ ] -----

Here, the current tick is 3, the state is 18, the LD\_MAR == 1, and all MUX selects are zeroes. Next we would also see values for the PC, MAR, MDR, IR, PSR, and all eight registers in the RegFile.

### fetch instruction:


State 18:  
 $MAR \leftarrow PC$

**GatePC**  
**LD\_MAR**

PC  $\leftarrow PC + 1$   
**PCMUX = 00** (select)  
**LD\_PC**

State 33:  
 $MDR \leftarrow MEM.out$   
**LD\_MDR**  
**MIO\_EN**  
**R\_W = 0**

State 35:  
 $IR \leftarrow MDR$   
**LD\_IR**




(See App. C)

Branch on **int**:

[ int ]

Branch on **R**:  
 "R=0"



\* See tri-states in MEMORY-IO Bus

**mio bus:** {

- databus
- address bus
- control bus

in Electric

1. See **top.Mem-IO-Bus**

- address decode
- tri-states
- control bus

2. See **test.testInstr**

- initializing memory

# Instruction Formats




bits: 15...12 11...9 8...6 5...3 2...0



ADD R6 R2 R3

$$R6 \leftarrow R2 + R3$$





bits: 15...12 11...9 8.....0



LD R7 x16

$$R7 \leftarrow \text{Mem}[PC + PCoffset9]$$



bits: 15...12 11...9 8...6 5...0



LDR R7 R3 #12

$$R7 \leftarrow \text{Mem}[R3 + offset6]$$

Same as LD, but uses Reg instead of PC

## Operate Instructions (ADD, AND, NOT)

State-9 (NOT):

- IR[15..12]  $\rightarrow$  FSM.in
- IR[11..9]  $\rightarrow$  DRMUX  $\rightarrow$  RegFile.DR
- IR[8..6]  $\rightarrow$  DRMUX  $\rightarrow$  RegFile.SR1
- ALU.out  $\rightarrow$  RegFile.in

$DR \leftarrow \text{NOT}(SR1)$   
 GateALU  $\rightarrow$  SR1MUX.select == ?  
 LD\_REG  $\rightarrow$  DRMUX.select == ?  
 LD\_CC  $\rightarrow$  ALU = 10 (NOT)


$R3 \leftarrow \text{NOT}(R5)$

Not DR SR1






bits: 15...12 11...9 8...6 5.....0

Register-Register Addressing



MUX'ed RegFile INPUTS ( see, App. C, p. 574)

Control Signals: DRMUX[ 1 : 0 ]  
 SR1MUX[ 1 : 0 ]



Before:

Regfile[101] = 1100101011110000

After:

Regfile[011] = 0011010100001111

Regfile[101] = 1100101011110000

## ADD (3-register addressing)

State-1:

- IR[15..12] FSM.in
- IR[11..9] DRMUX RegFile.DR
- IR[8..6] SR2MUX RegFile.SR1
- IR[2..0] RegFile.SR2
- IR[5] SR2MUX

$$DR \leftarrow \text{RegFile}[SR1] + \text{RegFile}[SR2]$$

GateALU



LD\_REG

LD\_CC

ALUK = 00



bits: 15...12 11...9 8...6 5 2...0




ADD can function two ways:

1. **ADD:** Get both operands from **RegFile**, SR1 and SR2  
---- *register-register-register addressing*

2. **ADDI:** Get one operand from **RegFile** (SR1) and the other from **IR[ 4 : 0 ]**  
---- **IR[ 4 : 0 ]** (aka, **immmed5** in this context) is sign-extended from a 5-bit number to a 16-bit number.  
---- Sign-extending copies the low 5 bits, and then makes the upper 11 bits all 0 or all 1, depending on whether **immmed5** is positive or negative  
---- *register-register-immediate addressing*

Sign-extending the IR immediate data bits:

IR[4 : 0] ---> SEXT.in ---> ALU.B



A - B ? ==> Do A + (-B)

2s-complement with immediate constants.

Suppose: A in R0, B in R1

1 001 001 001 1 1 1 1 1 1  
NOT R1 R1

0001 001 001 1 00001  
ADD R1 R1 immed5

0001 011 000 0 010  
ADD R2 R0 R1

$R1 \leftarrow \text{NOT}(R1)$

$R1 \leftarrow R1 + 1$

$R2 \leftarrow R0 + R1$

$R1 \leftarrow (-R1)$

$R2 \leftarrow R0 - R1$       (But, R1 now has  $-B$ )  
A      B

Load/Store ( LD / ST ; pc-relative addressing )  
load a register from memory / store register in memory

DOES Address ARITHMETIC

LD

State-2:

IR[8..0] ---> SEXT-9x16 ---> ADDR2MUX  
PC ---> ADDR1MUX  
( ADDR2MUX + ADDR1MUX ) ---> MARMUX

MAR <== PC + IR[8..0]

GateMARMUX ADDR1MUX == 1'b0  
LD\_MAR ADDR2MUX == 2'b10

State-25:

MDR <== MEM.out

LD\_MDR  
MIO\_EN } ★ + Tri-states  
R\_W == 0 on Mio Bus

State-27:

DR <== MDR





GateMDR LD\_REG  
LD\_CC DRMUX == ?

LD DR PCoffset9

0010 | 011 | 0 1010 1111

bits : 15...12 11...9 8.....0  
xOAF  
9'hOAF

Memory



$$PC \leftarrow PC + 1 \quad 0010 \ 0000 \ 0001 \ 1010 \quad (x201A)$$

$$+ SEXT( IR[8:0] ) \quad + \ 0000 \ 0000 \ 1010 \ 1111 \quad (x00AF)$$

$$MAR \leftarrow = 0010 \ 0000 \ 1100 \ 1001 \quad (x20C9)$$

$$R2 \leftarrow MDR \leftarrow MEM[x20C9] \quad (x0005)$$

## LDI / STI

(memory indirect addressing)

Pointers Variables

LDI:

State-10:

$$MAR \leftarrow PC + IR[8..0]$$

State-24:

$$MDR \leftarrow MEM[PC + PCoffset9]$$

State-26:

$$MAR \leftarrow MDR$$

State-25:

$$MDR \leftarrow MEM[ MAR ]$$

State-27:


$$DR \leftarrow MDR$$

**LDI R3 PCoffset9**



bits : 15...12 11...9 8.....0

x1CC (-x34)



State-26:

$$MAR \leftarrow MDR$$


State-25:

$$MDR \leftarrow MEM[ MAR ]$$

State-27:

$$DR \leftarrow MDR$$


Regfile



MAR FFFF

MDR 0005

MDR 0005



Sanity check

$$\begin{array}{r} 1 \\ 4 A 1 D \\ + F F C C \\ \hline 4 9 E 9 \end{array}$$



$$\begin{array}{r} 1 \\ 4 = 0100 \\ + F = 1111 \\ \hline 1 \uparrow 0011 \end{array}$$

$$\begin{array}{r} 11 \\ A = 1010 \\ + f = 1111 \\ \hline 1 \leftarrow 1001 \end{array}$$

$$\begin{array}{r} 1 \\ D = 1101 \\ + C = 1100 \\ \hline 1 \leftarrow 1001 \end{array}$$

A	1010
B	1011
C	1100
D	1101
E	1110

$$\begin{array}{r} 1 \\ 4 A 1 D \\ - 34 \\ \hline 4 9 E 9 \end{array}$$



What we've got so far:

NOT R1, R1

ADD R1, R2, R3

ADDi R1, R2, x10

AND R1, R2, R3

ANDi R1, R2, #13

LD R1, R2, x-34

ST R1, R2, x-34

LDI R1, R2, x-34

STI R1, R2, x-34

5-bit data  $\Rightarrow \pm 16$  ( $2^5 = 32$ )  $[-16, +15] \subseteq \mathbb{Z}$

decimal

q-bit PC offset  $\Rightarrow \pm 258$  ( $2^9 = 512$ )

T<sub>hex</sub>

# More addressing range - 16-bit

LDR / STR (register-indirect addressing)  
Pointer in a register

LDR

State-6:

IR[11..9] ---> RegFile.DR  
IR[8..6] ---> RegFile.SR1  
RegFile.SR1out ---> ADDR1MUX  
IR[5..0] ---> ADDR2MUX

MAR <= BaseR + offset6

State-25:

MDR <= MEM[ MDR ]

State-27:




DR <= MDR

LDR R3 R6 offset6

0110	011	110	001101
------	-----	-----	--------

bits: 15...12 11...9 8...6 5.....0

full 16-bit addressing



Overall Effect

$DR \leftarrow MEM[ BaseR + Offset6 ]$

But, how did we get  
an address (16-bit)  
into R6?

## LEA (immediate addressing)

State-14:

PC ---> ADDR1MUX  
IR[8..0] ---> ADDR2MUX  
MARMUX ---> RegFile.in


$$DR \leq PC + PCoffset9$$

**LEA R3 offset9**

1110	011	1 11111 1101
------	-----	--------------


bits: 15...12 11...9 8.....0

**1FD (-3)**



# Memory Content

x01FE:  
x01FF:  
x0200: **1110 101 111111101** ( PC <= x0201 )  
x0201:



$$R5 \leq PC + SEXT( 1FD )$$

$$\begin{array}{l} 1111111111111101 \\ 0000000100000001 \end{array}$$

$$0201 + FFFD = 0201 - 3 = 01FE$$

