


18
 $PC \leftarrow PC + 1$
 $MAR \leftarrow PC$

the paths for state-18 are traced below w/ this color.
 Data signals to trace are circled w/ this color.
 Control signals are circled w/ this color.





Relevant control signals:

LD_PC
 PCMUX
 gatePC
 LD_MAR

Relevant data signals:

PCout
 PCin
 plus1out
 sys_bus

This is the
most complex
part of fetch.




Relevant control signals:

MIO_R (see MIO_EN and R_W)
isMemAddr
MEM_R
MEM_EN
MEM_Rdy (see MIO_READY and R)

Relevant data signals:

addrBus
memOut
dataBus
MDRin

35
IR ← MDR



Relevant control signals:

gateMDR
LD_IR

Relevant data signals:

MDRout
sys_bus

The trace

The trace code.

```
/**/ always @( top.uSeq.addr ) begin
/**/     #3;
/**/     if ( top.uSeq.addr == 6'd18 ) begin
/**/         $write("||||||||||||||||||||||||");
/**/         top.uSeq.showState;
/**/         $display("");
/**/         $display("|||||||||||||||||||||||||----- t=%0d", $time);
/**/         $display("|||||||||||||||||||||||||----- LD_PC      %b", top.LD_PC);
/**/         $display("|||||||||||||||||||||||||----- PCMUX      %b", top.PCMUX);
/**/         $display("|||||||||||||||||||||||||----- GatePC     %b", top.GatePC);
/**/         $display("|||||||||||||||||||||||||----- LD_MAR     %b", top.LD_MAR);
/**/         $display("|||||||||||||||||||||||||----- PCout      %b", top.PCout);
/**/         $display("|||||||||||||||||||||||||----- pluslout   %b", top.pluslout);
/**/         $display("|||||||||||||||||||||||||----- PCin       %b", top.PCin);
/**/         $display("|||||||||||||||||||||||||----- sys_bus    %b", top.sys_bus);
/**/     end
/**/     if ( top.uSeq.addr == 6'd33 ) begin
/**/         $write("||||||||||||||||||||||||||||||||");
/**/         top.uSeq.showState;
/**/         $display("");
/**/         $display("|||||||||||||||||||||||||----- t=%0d", $time);
/**/         $display("|||||||||||||||||||||||||----- MIO_EN     %b", top.MIO_EN );
/**/         $display("|||||||||||||||||||||||||----- R_W        %b", top.R_W);
/**/         $display("|||||||||||||||||||||||||----- MIO_R      %b", top.MIO_R );
/**/         $display("|||||||||||||||||||||||||----- isMemAddr  %b", top.isMemAddr);
/**/         $display("|||||||||||||||||||||||||----- MEM_R      %b", top.MEM_R );
/**/         $display("|||||||||||||||||||||||||----- MEM_EN     %b", top.MEM_EN );
/**/         $display("|||||||||||||||||||||||||----- addrBus    %b", top.addrBus);
/**/     end
/**/     if ( top.uSeq.addr == 6'd35 ) begin
/**/         $write("||||||||||||||||||||||||||||");
/**/         top.uSeq.showState;
/**/         $display("");
/**/         $display("|||||||||||||||||||||||||----- t=%0d", $time);
/**/         $display("|||||||||||||||||||||||||----- GateMDR    %b", top.GateMDR );
/**/         $display("|||||||||||||||||||||||||----- LD_IR      %b", top.LD_IR);
/**/         $display("|||||||||||||||||||||||||----- MDRout     %b", top.MDRout );
/**/         $display("|||||||||||||||||||||||||----- sys_bus    %b", top.sys_bus);
/**/     end
/**/ end
/**/ always @( * ) begin
/**/     $display("|||||||||||||||||||||||||----- MEM_Rdy    %b", top.MEM_Rdy );
/**/ end
/**/ always @( * ) begin
/**/     $display("|||||||||||||||||||||||||----- MIO_READY  %b", top.MIO_READY );
/**/ end
/**/ always @( * ) begin
/**/     $display("|||||||||||||||||||||||||----- memOut     %b", top.memOut);
/**/ end
/**/ always @( * ) begin
/**/     $display("|||||||||||||||||||||||||----- dataBus    %b", top.dataBus);
/**/ end
/**/ always @( * ) begin
/**/     $display("|||||||||||||||||||||||||----- MDRin     %b", top.MDRin);
/**/ end
```