


Verilog

Electric




lib / foo.jelib

Electric Window


Tools, Simulation.
Write Verilog Deck

shell commandline




run/bar.v

\$ iverilog bar.v



run/a.out


\$ vvp a.out > bar.out




run/bar.out

Verilog Code Structure from Electric Cells

T.jelib




```
module test();
    wire res;
    reg sig;
    L__foo foo0( res, sig );
    initial begin
        sig = 0;
        #100 $finish;
    end
    always begin
        #1 sig = ~sig;
    end
endmodule
```



```
module L_foo( x, y);
    output x;
    input y;
    wire net1;
    L__bar bar0( x, net1);
    L__bar bar1( net1, y);
endmodule;
```

cell "bar{sch}"



- = verilog code box
- o = Export
- = Wire
- = icon
- = instance


```
module L_bar( a, b);
    output a;
    input b;

```

```
/**/ reg a_src;
/**/ assign a = a_src;
/**/ always @( b ) begin
/**/   a_src = ~b;
/**/ end
/**/ initial begin
/**/   a_src = 0;
/**/ end
```

Electric...WriteVerilogDeck
saved as, "run/test.v"

Cell "add16 {sch}"



icon "add16 {ic}"

add16.v

Electric Tools Simulation Write Verilog

```
/* Verilog for cell 'parts:add16{sch}'  
from library 'parts'*/
```


```
module add16(A, B, out);  
  input [15:0] A;  
  input [15:0] B;  
  output [15:0] out;
```

```
/* user-specified Verilog code */  
/*-----  
* add16  
* adds two 16-bit inputs  
*-----*/  
/**/ reg [15:0] out;  
/**/  
/**/ always @(A or B) begin  
/**/   out = A + B;  
/**/ end  
/**/  
/**/ initial begin  
/**/   out = 16'h0000;  
/**/ end
```

```
endmodule /* add16 */
```

Cell

"add16-test {sch}" icon = instance of add16



name

Export connected

driven signal

```
/*
 * _____
 * Drive adder inputs
 * _____
 */
/**/ reg[15:0] Asrc;
/**/ reg[15:0] Bsrc;
/**/ assign A = Asrc;
/**/ assign B = Bsrc;
/**/ initial begin
/**/   #0 Asrc = 16'h0000;
/**/   #0 Bsrc = 16'h0000;
/**/   #7000 $finish;
/**/ end
/**/ always begin
/**/   #1 $display("%d + %d = %d", Asrc, Bsrc, out);
/**/   #1 Bsrc = Bsrc + 7;
/**/   #1 $display("%d + %d = %d", Asrc, Bsrc, out);
/**/   #1 Asrc = Asrc + 17;
/**/ end
```

module parts__add16(A, B, out);
 input [15:0] A;
 input [15:0] B;
 output [15:0] out; ← Export

def'n of add16

```
/* user-specified Verilog code */  
/*-----  
* add16  
* adds two 16-bit inputs  
*-----*/  
/**/ reg [15:0] out;  
...  
/**/ end
```

```
endmodule /* parts__add16 */
```

module add16_test();

Top-level, no args

```
wire [15:0] A;  
wire [15:0] B;  
wire [15:0] out;
```

BUS

```
/* user-specified Verilog code */  
/*-----  
* Drive adder inputs
 *-----*/
/**/ reg[15:0] Asrc;
...  
/**/ end
```

```
parts__add16 ADDER(.A(A[15:0]), .B(B[15:0]), .out(out[15:0]));
```

```
endmodule /* add16_test */
```

Export

instance of add16

BUS

Structural vs. Behavioral

Structural \leftrightarrow wire, gates, devices: wire, reg, AND, OR, ...

Behavioral \leftrightarrow if() then(), while, wait, ..., case, ...


"Helper" Language
integer, ..., while, ...

Gate-level

STRUCTURAL

via
"primitives"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, a, b;
    and and_0( y, x, a );
    or  or_0( a, b, x );
endmodule
```



OR via
"continuous
assignment"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, b;
    assign y = (x & (x | b));
endmodule
```

Delays

at what simulation time does

- a become 0?
- b become 0?
- c become 0?

possible signal values

x == don't know
z == disconnected
0
1

```
module f();
    reg a, b, c;
```

```
initial begin
    #1 a = 0;
    #1 b = 0;
    #1 c = 0;
    #1 $finish;
end
```

```
always @ (a or b or c) begin
    $display(" --- t=%0d --- ", $time);
    $write("a=%b ", a);
    $write("b=%b ", b);
    $write("c=%b ", c);
    $write("\n");
end
endmodule
```

```
--- t=1 ---
a=0 b=x c=x
--- t=2 ---
a=0 b=0 c=x
--- t=3 ---
a=0 b=0 c=0
```

} at what time do
these events occur?
Are they ordered,
i.e., blocking?

Event Queue

All "initial" and "always" statements execute in parallel.

```


initial begin
    a = 0;
    ** 1 a = ~a;
end

always @(a) begin
    c = ~a;
end

```

event

Where does this event go in queue?



Events cause other events: signal "a" changes, creates event that changes "c".

Events placed in queue, pulled from queue for current step, new events added, until no events left in this time step.

Discrete Event Simulation

(versus Discrete Time Simulation)

← no ordering of events *

Ordering of Events


input c;
wire c;
output a, b;
reg a, b;

initial begin
a = 0;
b = 0;
end

always @(c) begin

$a = c;$
 $b = a \& c;$

blocking assignment




a's new value used for b.

RHS evaluated in order, after preceding LHS assignment

$c = 0$
 $a = 0$

event: $c \leftarrow 1$




input c;
wire c;
output a, b;
reg a, b;

initial begin
a = 0;
b = 0;
end

always @(c) begin

$a <= c;$
 $b <= a \& c;$

non-blocking assignment



a's old value used for b

RHS evaluated in parallel, globally, before LHS assignment

Ports by name

module A;

wire **a, b, y**;

Bar foo(.in1(**a**), .in2(**b**), .out(**y**));

endmodule

module Bar(**out, in1, in2**);

out <= #1 (in1 & in2);

endmodule


OR *order matters*
Bar foo(**y, a, b**)

connect by name:
order doesn't
matter

Should def'n of bar be
inside def'n of A?

How deep can
nesting be?

One level.




BUSSES, Arrays

wire [7:0] busA;
wire [3:0] busB;
reg busAsrc;
assign busA = busAsrc;
assign busB = busA[7:4];

initial begin
busAsrc = 8'd255;
end
//-- busAsrc = 8'hff;
//-- busAsrc = 8'b11111111;

wire
order
assumed →

not a wire/bus,
art work only,
"bus breakout,"
connect by name.



(See, Edit.SelectObject)

nums format

size(*bits)

8

format

d

number


255
FF

b

1111 1111

$\begin{cases} d = \text{decimal} \\ h = \text{hex} \\ b = \text{binary} \end{cases}$
| format

what is connected to:



Combining busses

input [3:0] a, b;
output [15:0] y;

assign y = { **3{ a[3:0] }**, b[3:2], 2'b00 };

↑ duplicate and concatenate

definitions, parameters

```
'define BUSWIDTH 16
reg [(`BUSWIDTH - 1) : 0] busA;
```

macro substitution.

(put defs in a header file and `include it)

(`include header.vh
these are " \ ", ie, back single quote)

Parameters

```
module F();
  parameter WIDTH = 8;
  reg [(WIDTH - 1) : 0] busA;
  ...
endmodule
```

Seems redundant,
but here's how
we use it.

```
module H();
  defparam foo.WIDTH = 32;
  F foo;
  F #(16) bar;
```

} ← or set implicitly by order parameters were declared, e.g.,
#(10, 16, 2) sets parameters P1 = 10, P2 = 16, P3 = 2

set (override) parameter explicitly

Tasks = methods

```
module memory(...);
  ...
  reg [7:0] regWords [15:0];
  integer i;

  task clear;
    begin
      for (i = 0; i < 15; i = i + 1)
        begin
          regWords[i] = 8'd0;
        end
    end
  endtask

endmodule
```

Task

```
module top ();
  memory mem;
  initial begin
    mem.clear;
    mem.regWords[0] = 8'b000111;
  end
endmodule
```

invoke task

Naming in hierarchy

name1.name2.name3

top-level instance name instance inside name1 instance inside name2

Pre-defined Tasks

- \$display("...", ...); — has eoln
- \$write("...", ...); — no eoln
- \$time; — simulation time step
- \$monitor("...", ...);
\$strobe(...); } — like \$display, but w/ implicit "always @(x)"
- \$fopen(...);
\$fwrite(...); } — uses Multi-Channel Descriptor: multiple files,
or use a File-Descriptor: 1 file (broken?)
- \$readmemb("filename", dataArray); — reads data into model,
(text file contains binary notation)
- \$readmemh("filename", dataArray, ...); — reads data into model,
(text file contains hex notation)
optional: Begin/end indices for both binary and hex
- \$dump(...); — dumps every signal @ every change, use w/ GTK wave
- \$stop; — goes into interactive mode, then enter "\$finish" to quit.
NB - entering ctrl-C during simulation also goes to interactive mode.
- \$finish; — quit simulation

More Signal propagation delays

$\$2 A = B \quad \}$ B sampled and A changes both at $t+2$

$A = \$2 B \quad \}$ B sampled at t ,
A changes at $t+2$

and $\$3,2$ and1 $(Y, A, B) \quad \}$ A or B changes,
causing Y change Y changes @

\uparrow implicit
set
parameters

$Y \rightarrow 1$	$t+3$
$Y \rightarrow 0$	$t+2$
$Y \rightarrow 3$	$t + \min(3,2)$

wire A
assign $\$2 A = B \& C \quad \}$ B + C sampled at t
A changes at $t+2$
(unless b, c change \rightarrow canceled)

wire $\$2 A;$
assign $A = B \& C \quad \}$ wire A takes 2 ticks to see ($B \& C$),
Same as above.

always @ (posedge clk) begin
 a = b;
 @ (negedge clk)
 a = $\sim b$;
 @ (c or clk)
 a = 0;
end

} what's in "a" if c doesn't change?

How many times does c change?

always begin

```
wait( a );  
#1  
c = ~c;
```

end

only waits if
 $a \neq 1$ ($0, x, z$)
 $\cong \text{wait-until } (a == 1)$

initial begin

```
c = 0;  
a = 0;  
#3  
a = 1;  
#3  
a = 0;  
#1  
$finish;
```

end


→ easy way to

find the answer :

always @ (c) begin
 #1 \$display ("%b", c);
end

what happens to Q1, Q2 ?

```
always @(posedge clk) Q1 = D;  
always @(posedge clk) Q2 = Q1;  
initial begin  
    @(posedge clk) D = 0;  
    @(negedge clk) D = 1;  
end
```



MODELS

STRUCTURAL

and A(y, x, z)
or B(z, y, x)

Dataflow

```
assign z = (y | x);  
assign y = (x & z);
```

Behavioral

```
if (x == 0)  
    z = 1;  
    y = 0;
```

Other language elements

---- Looping (forever, while, for)

These can appear inside an "initial" or "always", and can thus start at times other than 0. Conditionals are T if they evaluate to 1, F if they evaluate to 0, x, or z. "Forever" is the same as "while(1)".

---- Control (fork, join)

Creates parallel event streams that synchronize at the "join": all enclosed "begin-end" blocks run in parallel and the last to finish exits the "fork-join". E.g.,

```
fork
  begin ... end
  begin ... end
join
```