



LC3 FSM READ states:

33, 28, 24, 25, 29, 36, 40, 52*




LC3 FSM WRITE states: 16, 41*, 48*


* Interrupt mechanism not implemented in LC3simulate, lc3sim, or PennSim.




Keyboard, KBSR



The KBDR circuit is similar. Address decoders share logic:




Memory, just another device



ADDR[15:9] all 1s? ==> NOT a Memory address.

Interrupts

Device i sends request on IRQ[i]. Interrupts if higher priority. Address of interrupt/exception routine's vector is in VECTOR register. Address of routine (vector) goes to MDR, PC.



Additional I/O Devices?

