


LC-3, addressing modes

See P&P Appendices A and C: LC-3 ISA, TRAPS, Devices, Interrupts, Exceptions.


1. DATA IS IN REGISTERS (RegFile[i], IR , PC)



$$R2 \leftarrow R3 + R1$$

(register mode)


modes
reg, reg, reg



$$R2 \leftarrow R3 + IR[4:0]$$

(immediate mode)

reg, reg, imm.



$$R2 \leftarrow PC + IR[8:0]$$

(immediate mode)

(assembly computes offset from label)

reg, PC, imm.


2. MEMORY ADDRESS IS IN REGISTERS (Regfile[i], PC , IR)



$$MAR \leftarrow R3 + IR[5:0]$$

(base-offset mode)

$$R2 \leftarrow MDR$$




$$MAR \leftarrow PC + IR[8:0]$$

(pc-relative mode)

$$R2 \leftarrow MDR$$


(assembly calculates offset from label)



$$PC \leftarrow PC + IR[8:0]$$

(if Condition Code Z=1)

(assembly calculates offset from label)




$$PC \leftarrow R2$$



$$R7 \leftarrow PC$$


(assembly calculates offset from label)

$$PC \leftarrow PC + IR[10:0]$$



$$R7 \leftarrow PC$$

$$PC \leftarrow R2$$




$$PC \leftarrow R7$$


(NB--assembly language shorthand, "ret")

3. MEMORY ADDRESS IS IN MEMORY

LDI R2, myPTR



MAR \leq PC + IR[8:0] (get address where address is)
 MAR \leq MDR (get address, use it)
 R2 \leq MDR (get data at address)




Idea: How to use full 16-bit address using only 9 bits in IR.
 ldi r2, myPTR

...
 myPTR: .FILL xFE02

Alternative: Move myPTR into a register, use base-offset mode:

ld r1, myPTR
 ldr r2, r1, 0

...
 myPTR: .FILL xFE02



R7 \leq PC
 MAR \leq IR[7:0] (get address where address is)
 PC \leq MDR (get address, jump)

Idea: How to make full 16-bit jump using only 8 bits in IR.
 Also, how to jump to OS trap routine w/o knowing where trap routine's code is. Allows OS to relocate itself: just change vector table entry.


trap x2 ;--- jump to OS service routine x02.

Alternative: Move VT entry into a register, use jssr:

ldi r1, VT2
 jssr r1

...
 VT2: .FILL x0002

Note: Using what we had above to eliminate ldi, we could eliminate both LDI and TRAP instructions from the LC3's ISA: we would have two unused opcodes to play with.




**Exceptions
 Interrupts**

Yet another address-in-memory mechanism.
 Just like TRAP, but not an instruction.

Something goes wrong: jump to OS routine (exception)
 I/O device sends a signal: jump to OS routine (interrupt)

The jump happens the same way, almost:

MAR \leftarrow VECT_REG
PC \leftarrow MDR



EXCEPTIONS

- detected during instruction execution.
Eg., "illegal opcode"
- detected in state-32 (decode):
VECT_REG \leftarrow x0100.

INTERRUPTS

- generated by device interrupt logic
- detected in State-18 (fetch)
Eg., a keyboard event:
VECT_REG \leftarrow x0180

See LC3 Controller States,
13: opcode exception
44: privilege exception
49: interrupt

But, more needs to be done: Save currently executing code's state!


Not the same as TRAP.

For TRAP, currently executing code,

- knows a jump is occurring;
- can SAVE its own STATE beforehand;
- knows its CC state could change: does not BR immediately after TRAP.

Before we explain saving state, let's see Stack Addressing.

STACK OPERATIONS



I. Access top item in stack.


$R2 \leftarrow mem[R6]$

LDR R2, R6, #0

MAR \leftarrow R6
R2 \leftarrow MDR

Stack Pointer (SP) is R6

II. Put new item on top of stack: PUSH




PUSH R1

ADD R6, R6, #-1 1. R6--
 STR R1, R6, #0 2. MEM[R6] ← R1

R6 <== R6 - 1
 MAR <== R6 + IR[5:0]
 MDR <== R1

III. Remove item from top of stack: POP



POP R3

LDR R3, R6, #0 1. R3 ← MEM[R6]
 ADD R6, R6, #1 2. R6++

MAR <== R6 + IR[5:0]
 R3 <== MDR
 R6 <== R6 - 1

Saving state

We need to restart currently executing code in its same execution state (PSR, PC, SP, RegFile)

When an exception/interrupt occurs

---- The PSR gets altered immediately, before the next instruction is fetched.

---- The PC gets altered, i.e., a jump.

---- PC could go to R7, but what about nested exceptions/interrupts?

---- The SP (R6) is used to save state, it needs to be saved.

---- Regs can be saved by service routine code.

====> Hardware, not instruction execution, must save state!

49 INT

MDR \leftarrow PSR (1.)
 PSR[10:8] \leftarrow IntPriority (1.)
 PSR[15] \leftarrow 0 (1.)
 <PSR[15] == 1?> save SP

37, 41 push PSR


SP \leftarrow SP-1 } (1.)
 MAR \leftarrow SP-1 }
 Mem \leftarrow MDR }

43, 47, 48 push PC

MDR \leftarrow PC-1 } (2.)
 SP \leftarrow SP-1 }
 MAR \leftarrow SP-1 }
 Mem \leftarrow MDR }

50, 52, 54 jump

MAR \leftarrow Vector
 MDR \leftarrow M
 PC \leftarrow MDR



ALSO, if PSR[15] == 1, must save SP, and switch to SUPER'S STACK.
 See R6 save/restore hardware near ALU.

When exception/interrupt routine COMPLETES

--- RESTORE Regs, done in software

--- RESTORE PC, PSR: the RTI instruction:

PC \leftarrow POP
 PSR \leftarrow POP

---- RESTORE SP, see R6 save/restor hardware

8 RTI

MAR \leftarrow SP

36, 38, 39 pop PC

MDR \leftarrow Mem
 PC \leftarrow MDR
 SP \leftarrow SP+1
 MAR \leftarrow SP+1

40, 42, 34 pop PSR

MDR \leftarrow Mem
 PSR \leftarrow MDR
 SP \leftarrow SP+1
 <PSR[15] == 1?> (restore SP)

machine code

```

1110 001 1111 1110
LEA DR PCoffset9

```

```

0001 010 001 1 01110
ADD DR SR i imm5

```

```

0011 010 11111 011
ST SR PCoffset9

```

```

0101 010 010 1 00000
AND DR SR i imm5

```

```

0001 010 010 1 00101
ADD DR SR i imm5

```

```

0111 010 001 001110
STR SR BaseR offset6

```

```

1010 011 11110111
LDI DR PCoffset9

```

ASM

```

LEA R1, #-3
  PC ← 30F7
  R1 ← 30F4

```

```

ADD R2, R1, xE
  R2 ← R1 + 14
  = 3102

```

```

ST R2, #-5
  MDR ← 3102
  MAR ← PC - 5

```

```

MEM[30F4] ← 3102

```

```

AND R2, R2, 0

```

```

R2 ← 5

```

```

ADD R2, R2, #5

```

```

MDR ← 5
MAR ← R1 + 14

```

```

STR R2, R1, xE

```

```

MEM[3102] ← 5

```

```

LDI R3, x-9

```

```

MAR ← 30F4
MDR ← 3102
MAR ← 3102
MDR ← 5
R3 ← MDR


```

```

R3 ← MEM[MEM[30F4]]


```

Memory



- ;- R1 <== &pointer R1 gets (address of pointer variable)
- ;- R2 <== &data R2 gets (address of pointer variable + 14) == (address of data variable)
- ;- pointer <== &data pointer variable gets (R2, address of data variable)
- ;- R2 <== 0 data calculation into R2
- ;- R2 <== 5 data calculation into R2
- ;- data <== 5 MEM[(R1, address of pointer variable) + 14] gets data, R2
- ;- R3 <== data R3 gets data from MEM via de-referencing pointer variable.

LC3 Memory Map




Vector Table, hardware defined

$$3 \cdot 2^{12} - \frac{1}{2}k = (12 - \frac{1}{2})k = 11.5k$$

* Which OS?

$$\approx 64k - 12k = 53k$$

$$2^5 = 32$$



If these address bits on Addr-Bus are 1's then reference is to I/O device register, not for memory.