





DR <- PC + off9







Only for opcodes ADD -- 0001 AND -- 0101

IR[5] ==> SR2MUX

Does it matter for other opcodes? (GateALU = 1?)

When does SR2 matter?



NEED language for TMs. HAVE functions: NAND (AND, NOT) is universal (+ bonus, ADD) HAVE tape: LD, ST (and variants)

BUT NO branching in FSM.



Address are formed from,

- 1. some register content (PC or register in RegFile)
- 2. part of IR register's bits (some portion of the instruction)
- 3. content of memory location

Addresses are used to,

- 1. access memory (load address into MAR)
- 2. change location of next instruction to be fetched (load address into PC)
- 3. save for later use (load address to register in RegFile)
- 4. save for later use (load address to memory location)

Branching (reloading PC based on some condition)

- 1. LC3's controller branches from its decode state 2⁴ ways (16 ways)
- 2. minimal branching is two-way (if-then)
- 3. nested if-then can form arbitrary k-way branches
- 4. same address forming mechanisms used for branches
- 5. condition is based on symbol seen (Turing Machines)
- 6. compare a symbol with another (is-equal == difference is zero)
- 7. LC3 stores result of comparison in PSR Condition Codes on every register write
- 8. simple logic for is-zero (Z), is-positive (P), is-negative (N)

Function Calls

- 1. abstraction == interface and hidden details, multiple levels
- 2. jumping to a "lower-level" abstraction == access a sub-cell in Electric hierarchy
- 3. code == hardware
- 4. jumping to function code, jumping back to next instruction after function call

(1) REMEMBER RESULT of FUNCTION EVALUTION



PC <= REGfile[SR1] + IR[5:0]

The ability to use any 16-bit address: jump anywhere.









FUNCTION calls

ABSTRACTION == FUNCTIONS: Write code ONCE -- use ANYWHERE

What we have so far: AND, NOT, ADD, LD, ST, LEA, BR, JMP

Can we jump: -- TO function code FROM anywhere? -- BACK to where we came from?

IDEA: use -- MEMORY for TO-part

-- REGISTERS for BACK-part



TRAP (indirect function call)



--- User's or OS's code can jump to OS conveniently: jump via vectors, not directly, no need to know function's address when writing program, just use its vector number. Future versions of OS code can be moved without causing programming errors; OS can also move itself during runtime. (OS initializes/rewrites vector table.)

--- Uses same return mechanism as our usual function calls (JMP R7, aka "RET").

--- TRAP is a type of function call, but where does a program put the function's arguments? For that matter, how do JSR or JSRR function calls get there arguments? Possibilities: registers, memory stack (more later).

--- Trap Vector Table TVT: 8-bit vector numbers, 256 vectors in TVT.

--- The vector_number-to-address translation is easy:

1. prepend 12 zeroes on to vector number to get vector's 16-bit address.

2. use that address, which points to a slot in TVT, to fetch vector ("vector" = address of function). --- One vector can be used by multiple functions: code at vector address looks at content of specified register and then jumps to particular corresponding function. Linux uses TVT vector 80 for all entries to OS: 32-bit register allows for 4-G different functions.

--- Example, TRAP routines doing I/O:

OS knows how to talk to I/O devices via device registers. Access to device registers can be

1. through (LD/STR) using memory addresses ("memory mapped" as in LC3)

2. via special instructions (IN/OUT) and separate address space (as in x86)

OS knows how to do polling of I/O devices and handle interrupts generated by devices.

--- All device controller code is in OS, user's code never needs to know details, much simpler for developers.

--- Other machine mechanisms that are similar to TRAPS:

- 1. Interrupts: mechanism for devices to make service requests, a function call to OS.
- 2. Exceptions: jumps to OS for error handling: divide-by-zero, illegal opcode, ...