But first, a puzzle.

address space: $0-2^{16}$, 16-6it MAR
Word size: 16 -bits, 16 -bit MDR
addressability: wood (16-bit) (2-Byte)
$N B-$ memory wad size $=$ MAR size $=$ MDR size but hot generally True for all machines

Below we explore LC3 instructions and their execution. Register Transfer Language (RTL) indicates the operation and the required control signals are listed. For example,

$$
\mathrm{MAR}<==\mathrm{PC}
$$

LD_MAR
indicates that the content of PC transfers into MAR, and LD_MAR control signal must be 1 (all other control signals are assumed to be 0 .) Necessary signal paths are shown like this, for example,

IR[15:12]->FSM.in
which indicates that the 4 high-order bits of the IR need to be routed to the control FSM's input.
NB--Control state numbers look strange: F1 is state -18, F2 is state-33, F3 is state -35, etc.
The test bench, "top_rtI_testInstr", in the test.jelib Electric library displays the current simulation tick, the FSM's state, non-zero control signals, and non-zero MUX controls, eg.,
-( 3 )
$\qquad$
indicates the current tick is 3 , the current state is 18 , the LD_MAR is 1 , and all MUX select signals are zeroes. Following the above is a listing of the content of all CPU registers (PC, MAR, MDR, IR, PSR, and all eight registers in RegFile).
fetch instruction:
State 18:
MAR <= PC, Gate PC LD_MAR

$$
\begin{aligned}
\mathrm{PC}<= & \mathrm{PC}+1 \\
& \mathrm{PCMUX}=00 \quad \text { (select) } \\
& \text { LD_PC }
\end{aligned}
$$

State 33:
MIR <= MEM_OUT LD_MDR

State 35:

$$
\begin{aligned}
& \mathrm{IR}<=\mathrm{MDR} \\
& \text { LD_IR }
\end{aligned}
$$



NB--State diagram indicates branch on signal S as, e.g.,
"[ S ]"
or as labels on arcs, e.g.,
"R=0"
also for state-33:

$$
\begin{aligned}
& \text { MIO_EN }=1 \\
& \text { R_W }=0
\end{aligned}
$$

* See tri-states
in The MEMORY-IO BUS
MID BUS: $\left\{\begin{array}{l}\text { databus } \\ \text { address bus } \\ \text { control bus }\end{array}\right\}$

1. See top.Mem-IO bus (address decode, tri-states, control bus).
2. See test.testInstr (initializing memory).

Operate Instructions (operators: ADD, AND, NOT) NOT

State-9:

| IR[15..12] | $->$ FSM.in |  |
| :--- | :--- | :--- |
| IR[11..9] | $->$ RegFile.DR | $\nless$ |
| IR[8..6] | $->$ RegFile.SR1 | $\nless$ |
| ALU.out | $->$ RegFile.in |  |


| $\mathrm{DR}<=$ | $\mathrm{NOT}(\mathrm{SR})$ |
| ---: | :--- |
|  | GateALU |
|  | LD_REG |
|  | LD_CC |
|  | ALUK $=10$ |


$R_{3} \leftarrow \operatorname{NOT}(R 5)$
Registen-register
addressing
A muxed inputs
see p.574, App. C
Controls: $\begin{aligned} & \operatorname{DRMVX}[1 . .0] \\ & \text { SRIMUX[1.0] }\end{aligned}$
DRMVX


35


Before:
Regfile[101] = 1100101011110000
After:
Regfile[011] $=0011010100001111$
Regfile[101] = 1100101011110000
r5 <== NOT( r3 )
not r5, r3

ADD (3-register addressing)
State-1:



A - B ? How about A + (-B) using 2s-complement?

$$
\begin{aligned}
& \underbrace{1001}_{\text {NOT }} \underbrace{001}_{R 1} \underbrace{001}_{R 1} \underbrace{111111}_{\text {'gnore? }} \quad \text { R1 } \leftarrow \operatorname{NOT}(R 1), B \text { in } R 1 \rightarrow \bar{B}
\end{aligned}
$$

$$
\begin{aligned}
& \text { (DR) (SR1) (SR2RVX) (SR2) } R 2 \leftrightarrow R \phi+R 2, A \text { in } R \phi \\
& 00010100000010
\end{aligned}
$$

ADD (2-register/immediate addressing)
State-1:
IR[15..12] -> FSM.in
IR[11..9] -> RegFile.DR
IR[8..6] -> RegFile.SR1
IR[5] -> SR2MUX
IR[4..0] -> SEXT.in
DR $<=$ SR1 + SR2
GateALU
LD_REG
LD_CC
ALUK $=00$


A - B ? How about A + (-B) using 2s-complement with immediate constants?

$$
\begin{aligned}
& \underbrace{1001}_{\text {ADD }} \underbrace{001}_{\text {DR }} \underbrace{001}_{\text {SRI }} 111111 \\
& \underbrace{0001}_{A D D} \underbrace{010}_{\text {DR }} \underbrace{001}_{\text {SR1 }} \underbrace{00001}_{\underbrace{1}_{\text {SR2MUX }}} \underbrace{000}_{\text {IMM5 }} \\
& R 1 \leftarrow \operatorname{NoT}(R 1), \\
& \mathrm{R} / \leftarrow \bar{B} \\
& R 2 \leftarrow R 1+S E X T(00001), \quad R 2 \leftarrow(\bar{B}+1) \\
& \frac{0001}{A D D} \underbrace{010}_{D R} \frac{000}{S R 1} \frac{0}{\substack{S R 2 \\
S R 2 M U X}} \\
& R 1 \leftarrow R \phi+R 2, \quad R 1 \leftarrow(A-B) \\
& \text { (See Appendix } A, 3 \text { ) }
\end{aligned}
$$

Load/Store (load a register from memory, store register contents in memory)

## LD / ST (pc-relative addressing)

LD
State-2:

$$
\begin{aligned}
& \text { IR[8..0] } \quad-\text { SEXT } \\
& \text { PC } \quad \text {-> ADDR1MUX } \\
& \text { SEXT } \quad \rightarrow \text { ADDR2MUX }
\end{aligned}
$$

$$
\mathrm{MAR}<=\mathrm{PC}+\operatorname{IR}[8 . .0]
$$

GateMARMUX
LD_MAR

State-25:
MDR $<=$ MEM.out
LDMDR
MIO_EN
S_W

## State-27:



DR <= MDR
GateMDR
LD_REG
LD_CC
DRMUX $==$ ?
*

$(x O A F$ is pos. $)$

x2019: $0010 \underbrace{010}_{\text {LD }} \underbrace{010}_{\text {R2 }} \underbrace{010101111}_{\text {xOAF }}$
$+x$ OAF
$x 20 C 9: 0000000000000101$


LDI / STI (memory indirect addressing) LDI:
State-10:

$$
\text { MAR }<=P C+\operatorname{IR}[8 . .0]
$$

State-24:
MDR <= MEM[ PC + PCoffset9]

State-26:
MAR <= MDR

State-25:
MDR <= MEM[ MEM[ PC + PCoffset9] ]
State-27:



LEA (immediate addressing)
State-14:
PC -> ADDR1MUX IR[8..0] -> ADDR2MUX
MARMUX -> RegFile.in


x01FE:
x01FF:
x0200: 1110101111111101 ( $P C<==x 0201$ )


$$
x 0201+x F F F D=x 0201-3=\text { ? }
$$

x01FE:
x01FF: $\int-1$
x0200: 5-1
x0201: $₹-1$
DR <== PC + Offset9 = x01FE


