



Technology Tradeoffs

Large set, Many bits ===> Bad: (Bandwidth, Latency), Good: (\$, Area, Watts) per bit Small set, Few bits ===> Good: (Bandwidth, Latency), Bad: (\$, Area, Watts) per bit

small w -> fast set turn over -> more bandwidth (low latency) large w -> slow set turn over -> less bandwidth (high latency)



(a) Memory hierarchy for server



We hope

Most changes in So refer to items in S1

Most changes in S1 refer to items in S2

etc. ...

less bandwidth required latency overlapped or hidden

Exploiting the Memory Hierarchy





Transfer a block at a time:

- --- latency for 1-st word
- --- remainder at bandwidth rate, hopefully
- Block size varies from level to level (2X)
- --- Pay delay for block transfer, but what if other words never used?

Miss rate

- Fraction of cache access that result in a miss
- MR_i = N_{miss} N_{access}

 $(miss_{i} = not found in level i)$

- Compulsory ⇒ no choice, 1st reference (? prefetch) First reference to a block
- Capacity
- Blocks discarded and later retrieved ⇒ couldn't keep in cache, but wanted to Conflict \Rightarrow cache storage scheme fault
 - Program makes repeated references to multiple addresses from different blocks that map to the same location in the cache

$$HR = (1 - MR)$$
$$= \frac{N_{hit}}{N_{access}}$$

Metrics:

$$AMAT = (hit rate)(hit time) + (Miss rate)(miss time)$$

$$= (1-MR)T_{hit} + MR(T_{access} + T_{hit})$$

$$= ((1-MR)+MR)T_{hit} + MRT_{access}$$

$$= T_{hit} + MR(T_{access})$$

$$Miss Penalty$$
What's important?

$$C P I_{penalty} (cycles) = MR \cdot \overline{I}_{penalty} (acc) CR \left(\frac{cycles}{acc}\right)$$

Overall performance = execution time or = average CPI



We can General

A Turing Machine Tape

R/W head moves L or R, copy a region at a time.

Cost is proportional to distance and size of region copied.

Cache Organization and Methods

--- **Big Memory**, **Small Cache** ===> **Block Mapping** (how to place blocks in cache)

Associative: anything goes anywhere, check contents (contains address) complex + expensive (area, power)

Direct Mapped: (like a Reg File, but words are blocks) simple + fast, but too restrictive placement?

Set Associative: (hybrid of Associative and Direct Mapped)

Some Block Parameters

- --- How big? Spatial locality captured by fetching neighboring data/instructions.
- --- Replace what when? Working set captures temporal locality.
- --- Writing, when, where? Change locally or globally, maintain correct program behavior.





- Location in cache determined by (main) memory address
- Direct mapped: only one choice
 - (Block address) modulo (#Blocks in cache)



Initial state

We use TAG bits to identify which block.

But, what about at startup?

- --- Content is random
- --- boot process initializes valid bit (V = 0)

Index	V	Tag	Data
000	Ν	<u>ې</u>	?
001	Ν	?	?
010	N	? .	?
011	N	۰.	?
100	N	?	?
101	Ν	?	?
110	Ν	?	?
111	Ν	۰.	?









Example: DM, 32-bit address, byte-addressable, 1-word blocks (32-bit word = 4-byte block)



Need only compare upper 20 bits as tag, index bits are the same for any item in same slot.

diff Same Tags index LW R1, < address = 1100110 > LW R2, < address = 0101110 > SW R3, < address = 1100110 > SW R4, < address = 0101110 > LW R5, < address = 1100110 >

Thrashing Each access evicts something needed later, or causes a miss.

Worse than no cache!

Can happen at any level or type of caching:

Direct Mapped, Conflicts (as above)

Fully Associative, Capacity e.g., Virtual Memory Page Thrashing





Each cache line = [tag bits][data block bits] Total cache size = (#lines)X(#tag bits + #data bits) Storage overhead = (total #tag bits) / (total #data bits)

$$(2^{10} \text{ blocks})^{X} (1 \text{ word/block})^{X} (8 \text{ B/word}) (1 \text{ latency + 1 Transfer})/\text{word}$$

$$k = 10 \qquad n = 0 \qquad b = 3$$

$$\implies t = 32 - (10 + 0 + 3) = 19 \text{ bits}$$

$$\implies 19/(2^{6} \text{ bits/block})^{\cong} \text{ Y3 overhead}$$

$$VS.$$

$$(2^{6} \text{ blocks})^{X} (16 \text{ words/block})^{X} (8 \text{ B/word}) = 19 \text{ bits}$$

$$\implies t = 32 - (6 + 4 + 3) = 19 \text{ bits}$$

$$\implies 19/(2^{4} \times 2^{6} \text{ bits/block}) = 19/(1024)^{\cong} \text{ Y50 overhead}$$

y spatio locality





Averaged over selection of programs: Your performance may be different.

Assume { Bandwidth to memory. fixed { Total cache data size -> ** Blocks = Total cache data size Block size

Fully-assoc.vs. Direct-mapped



Fully-associative N-line cache:

•N tag comparators, registers used for tag/data storage (\$\$\$)

 Location A might be cached in any one of the N cache lines; no restrictions!

Replacement strategy (e.g., LRU) used to pick which line to use when loading new word(s) into cache

•PROBLEM: Cost!

Direct-mapped N-line cache:

 1 tag comparator, SRAM used for tag/data storage (\$)

 Location A is cached in a specific line of the cache determined by its address; address "collisions" possible

 Replacement strategy not needed: each word can only be cached in one specific cache line

•PROBLEM: Contention!

Cost vs Contention

two observations...

- 1. Probability of collision diminishes with cache size...
 - ... so lets build HUGE direct-mapped caches, using cheap SRAM!
- 2. Contention mostly occurs between Independent "hot spots" -
 - Instruction fetches vs stack frame vs data structures, etc
 - Ability to simultaneously cache a few (27 47 87) hot spots eliminates most collisions
 - ... so lets build caches that allow each location to be stored in some restricted set of cache lines, rather than in exactly one (direct mapped) or every line (fully associative).

STRIDE = Collision

Insight: an N-way set-associative cache affords modest parallelism

- · parallel lookup (associativity): restricted to small set of N lines
- modest parallelism deals with most contention at modest cost
- can implement using N direct-mapped caches, running in parallel

Set Associative Cache



E.G.

- Compare 4-block caches
 - Direct mapped, 2-way set associative fully associative
 - Block access sequence: 0, 8, 0, 6, 8 3 different block addresses

Direct mapped

	ADDARCC Cache		Hit/miss	Cache content after access				
	ANDRE 22	index		- 0		2 -	- 3	1 4-block cach
	0 00	→ (0)	miss	Mem[0]				← at t = 0
	8 00	> 0	miss	Mem[8]				Collision
\mathbf{V}	0 00	×0	miss	Mem[0]				collision
v	6 10	x 2)	miss	Mem[0]		Mem[6]		
Time	8 00	> ()	miss	Mem[8]		Mem[6]		Collision
	1 1	0 1.4						





ADDRECC Cache		Hit/miss	Cache content after access			S	
1	ADDIE22	index		Se	et 0 🗕 🗕 🚽	🔶 Se	(t 1
	0 00	0	miss	Mem[0]			
	8 00	0	miss	Mem[0]	Mem[8]		
\mathbf{V}	0 00	0	hit	Mem[0]	Mem[8]		
TIME	6 1 0	0	miss	Mem[0]	Mem[6]		L RU
•	8 00	0	miss	Mem[8]	Mem[6]		
	tag J t1	-bit ndex					

Fully associative

	ADDRESS		Hit/miss	Cache content after access					
	0 00		miss	Mem[0]					
	8 00		miss	Mem[0]	Mem[8]				
\checkmark	0 00		hit	Mem[0]	Mem[8]				
TIME	<u>6</u> 10		miss	Mem[0]	Mem[8]	Mem[6]			
1 111-	8 00		hit	Mem[0]	Mem[8]	Mem[6]			
	Tag no index			any block can be used					

associativity higher ===> tags bigger (overhead?)







Processor does not need to "wait" until the store completes

Write Through

Replacement: easy, clobber line (memory always updated -> consistent) Memory Bandwidth: high, every write (as if not using cache) but only 1-word writes Processor: stalls on every write simple, cheap

Write Back





- Write Buffer: a first-in-first-out buffer (FIFO)
 - Typically holds a small number of writes
 - Can absorb small bursts as long as the long term rate of writing to the buffer does not exceed the maximum rate of writing to DRAM

write-through w/ buffer, Read Miss?

- Where should we look for data?
- --- in buffer?
- --- in memory?
- --- how do we search buffer? Stall if not empty?





write-back w/ dirty replacement



Be Careful, Even with Write Hits





- Main memory services L-2 cache misses
 - Some high-end systems include L-3 cache

E.G. w/o Lz





L1 caches (per core) \$1	L1 I-cache: 32KB, 64-byte blocks 4- way, approx LRU eplacement, hit time n/a	L1 I-cache: 32KB, 64-byte blocks, 2- way LRU replacement, hit time 3	hit Scucles
\$D	L1 D-cache 32KB, 64-byte blocks 8- way approx LRU eplacement, write- back/allocate, hit time n/a	L1 D-cache: 32KB, 64-byte blocks, 2- way, LRU replacement, write- back/allocate, hit time 3 cycles	hit ,
L2 unified	256KB, 64-byte blocks, 8-way, approx	512KB, 64-byte blocks, 16-y/ay,	- 9 cycles
cache (per core)	LRO replacement, write- back/allocate, hit time n/a	approx LRU replacement, write- back/allocate, hit time 9 cycles	h:t
L3 unified	8MB, 64-byte blocks, 16-way,	2MB 64-byte blocks 32-way, replace	38 cucles
cache [shared]	replacement n/a, write- back/allocate, hit time n/a	block shared by fewest cores write- back/allocate, hit time 38 cycles	

n/a: data not available

64 B BLocks = 16 32-bit words or 8 64-bit words

Interface Signals



Cache Controller FSM



See, LC3-based cache projects:

http://pages.cs.wisc.edu/~karu/courses/cs552/spring2009/wiki/index.php/Main/CacheModule http://www.ece.ncsu.edu/muse/courses/ece406spr09/labs/proj2/proj2_spr09.pdf

Memory Technologies

- SRAM
 - Requires low power to retain bit
 - Requires 6 transistors/bit
 - DRAM
 - Must be re-written after being read
 - Must also be periodically refeshed
 - Every ~ 8 ms
 - Each row can be refreshed simultaneously
 - One transistor/bit
 - Address lines are multiplexed:
 - Upper half of address: row access strobe (RAS)
 - Lower half of address: column access strobe (CAS)
 - Some optimizations:
 - Multiple accesses to same row
 - Synchronous DRAM
 - Added clock to DRAM interface
 - Burst mode with critical word first
 - Wider nterfaces
 - Double data rate (DDR)
 - Multiple banks on each DRAM device



SRAM Patch



filling edges

Transfer on



, a latch



refresh

DRAM

WORD



Row access strobe (RAS)

Production year	Chip size	DRAM Type	Slowest DRAM (ns)	Fastest DRAM (ns)	Column access strobe (CAS) data transfer time (ns)	/ Cycle time (ns)
1980	64K bit	DRAM	180	150	75	250
1983	256K bit	DRAM	150	120	50	220
1986	1M bit	DRAM	120	100	25	190
1989	4M bit	DRAM	100	80	20	165
1992	16M bit	DRAM	80	60	15	120
1996	64M bit	SDRAM	70	50	12	110
1998	128M bit	SDRAM	70	50	10	100
2000	256M bit	DDR1	65	45	7	90
2002	512M bit	DDR1	60	40	5	80
2004	1G bit	DDR2	55	35	5	70
2006	2G bit	DDR2	50	30	2.5	60
2010	4G bit	DDR3	36	28	1	37
2012	8G bit	DDR3	30	24	0.5	31
	× 2 ¹⁷	= ½ M			x 15D	x 9

DRAM Generations & Trends



Improving DRAM bandwidth (other than faster cycle time)



Standard	Clock rate (MHz)	M transfers per second	DRAM name	MB/sec /DIMM	DIMM name
DDR	133	266	DDR266	2128	PC2100
DDR	150	300	DDR300	2400	PC2400
DDR	200	400	DDR400	3200	PC3200
DDR2	266	533	DDR2-533	4264	PC4300
DDR2	333	667	DDR2-667	5336	PC5300
DDR2	400	800	DDR2-800	6400	PC6400
DDR3	533	1066	DDR3-1066	8528	PC8500
DDR3	666	1333	DDR3-1333	10,664	PC10700
DDR3	800	1600	DDR3-1600	12,800	PC12800
DDR4	1066–1600	2133-3200	DDR4-3200	17,056–25,600	PC25600
			10		

x 10

DDR:

- DDR2
 - Lower power (2.5 V -> 1.8 V)
 - Higher clock rates (266 MHz, 333 MHz, 400 MHz)
- DDR3
 - ∎ 1.5 V
 - 800 MHz
- DDR4
 - 1-1.2 V
 - 1600 MHz

Graphics memory:

- Achieve 2-5 X bandwidth per DRAM vs. DDR3
 - Wider interfaces (32 vs. 16 bit)
 - Higher clock rate
 - Possible because they are attached via soldering instead of socketted DIMM modules



- Memory is susceptible to cosmic rays
- Soft errors: dynamic errors
 - Detected and fixed by error correcting codes (ECC)
- Hard errors: permanent errors
 - Use sparse rows to replace defective rows
- Chipkill: a RAID-like error recovery technique

Increasing Memory Bandwidth



Bus Cycle Timing, 4-word Access



Six basic cache optimizations:

- Larger block size
 - Reduces compulsory misses
 - Increases capacity and conflict misses, increases miss penalty
- Larger total cache capacity to reduce miss rate
 - Increases hit time, increases power consumption
- Higher associativity
 - Reduces conflict misses
 - Increases hit time, increases power consumption
- Higher number of cache levels
 - Reduces overall memory access time
- Giving priority to read misses over writes
 - Reduces miss penalty
- Avoiding address translation in cache indexing
 - Reduces hit time