

Digital Logic

- Boolean functions

AND(F, F) = F
 AND(F, T) = F
 AND(T, F) = F
 AND(T, T) = T

$f: \{0,1\}^n \rightarrow \{0,1\}$
 the set of all n-tuples



TRUTH Table

x	y	AND
0	0	0
0	1	0
1	0	0
1	1	1

variables x, y


x is a proposition
 $x = T$ or $x = F$

- gates



x	y	OR
0	0	0
0	1	1
1	0	1
1	1	1

$x+y$



x	NOT
0	1
1	0

\bar{x}

- function Primitives (function composition) min-terms, max-terms

$f(x) = S(g(x))$ $f(x,y) = r(g(x,y), h(x,y))$

$f(x,y) = OR(AND(\cdot, \cdot), AND(\cdot, \cdot), \dots AND(\cdot, \cdot))$
 = min-term expansion of f
 $= AND(OR(\cdot, \cdot), OR(\cdot, \cdot), \dots OR(\cdot, \cdot))$
 = max-term expansion of f

y or \bar{y}
 x or \bar{x}

x	y	f(x,y)
0	0	0
0	1	1
1	0	1
1	1	0

=

x	y	g(x,y)
0	0	0
0	1	1
1	0	0
1	1	0

+
OR

x	y	h(x,y)
0	0	0
0	1	0
1	0	1
1	1	0

$f(0,0) = g(0,0) + h(0,0)$
 $f(0,1) = g(0,1) + h(0,1)$
 $f(1,0) = g(1,0) + h(1,0)$
 $f(1,1) = g(1,1) + h(1,1)$

what is this function?

x	y	g(x,y)
0	0	0
0	1	1
1	0	0
1	1	0

$$\text{AND}(\text{NOT}(0), 1) = 1$$

$$\text{AND}(\text{NOT}(0), 0) = 0$$

$$\text{AND}(\text{NOT}(1), 0) = 0$$

$$\text{AND}(\text{NOT}(1), 1) = 0$$

$$g(x,y) = \text{AND}(\text{NOT}(x), y) = \bar{x} \cdot y$$

$$= \text{min-term: } m_{01}(x,y) \text{ aka } m_1(x,y)$$

x	y	h(x,y)
0	0	0
0	1	0
1	0	1
1	1	0

$$\rightarrow x \cdot \bar{y} \text{ or } m_2$$

the others

$$m_0 = \bar{x} \cdot \bar{y}$$

$$m_3 = x \cdot y$$


$$\Rightarrow f(x,y) = g(x,y) + h(x,y)$$

$$= \bar{x} \cdot y + x \cdot \bar{y} = m_1 + m_2$$

(in general)

$$f(\cdot) = \sum_{I} m_i$$

$$I \subseteq \{0, 1, \dots, 2^n\}$$



Any n-ary function can be built as an OR of minterms.

Minterms are ANDs of variables or their negations.



Max Terms

Algebra



$$A + 0 = A \quad \begin{cases} \text{if } A = 1, & A + 0 = 1 = A \\ \text{if } A = 0, & A + 0 = 0 = A \end{cases}$$

$$A \cdot 0 = 0$$

$$A + B = B + A \quad \left\{ \begin{array}{c|c} A & B & A+B \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{array} \right. \quad \left\{ \begin{array}{c|c} A & B & B+A \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{array} \right.$$



$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad (\text{De Morgan's Law I})$$



$$\text{Equality } (0, 1, \cdot, +) \implies \text{Equality } (1, 0, +, \cdot) \quad (\text{Duality})$$

$$\overline{A \cdot B} = \overline{A} + \overline{B} \implies \overline{A + B} = \overline{A} \cdot \overline{B} \quad (\text{De Morgan's Law II})$$

$$A \cdot 0 = 0 \implies A + 1 = 1$$

A	B	f
0	0	1
0	1	0
1	0	0
1	1	1

 \implies

A	B	\overline{f}
0	0	0
0	1	1
1	0	1
1	1	0

$$\implies \overline{f} = \overline{A} \cdot B + B \cdot \overline{A}$$

$$\implies f = \overline{\overline{f}} = \overline{\overline{A} \cdot B + B \cdot \overline{A}} = \overline{\overline{A} \cdot B} \cdot \overline{B \cdot \overline{A}} = (A + \overline{B}) \cdot (\overline{A} + B)$$

Max-term

$$\begin{aligned} \Rightarrow (A+\bar{B}) \cdot (\bar{A}+B) &= A \cdot (\bar{A}+B) + \bar{B} \cdot (\bar{A}+B) \quad (\text{dist.}) \\ &= A \cdot \bar{A} + A \cdot B + \bar{B} \cdot \bar{A} + \bar{B} \cdot B \quad (\text{dist.}) \\ &= 0 + A \cdot B + \bar{B} \cdot \bar{A} + 0 \\ &= A \cdot B + \bar{B} \cdot \bar{A} \quad \text{min-terms for } f \end{aligned}$$

Simplification

$$g = A \cdot B + \bar{A} \cdot B = (A + \bar{A}) \cdot B = 1 \cdot B = B$$

karnaugh map


	B	0	1
A	0	0	1
1	0	0	1

as long as $B=1$,
it doesn't
matter what A is.

f

		c	0	1
	AB	00	0	0
		01	0	0
		11	1	1
		10	1	1

Decoder



B	A	Y_{00}
0	0	1
0	1	0
1	0	0
1	1	0

code = 00

B	A	Y_{01}
0	0	0
0	1	1
1	0	0
1	1	0


code = 01




B	A	Y_{10}
0	0	0
0	1	0
1	0	1
1	1	0

B	A	Y_{11}
0	0	0
0	1	0
1	0	0
1	1	1

B	A	Y_{00}	Y_{01}	Y_{10}	Y_{11}
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


exactly
one output
= 1






Word ₀₀	0	1
Word ₀₁	1	1
Word ₁₀	1	0
Word ₁₁	0	0

Content of ROM
 b_1 b_0



Q. How much is the time delay for the 4X1 MUX? Assume only basic, 2-input gates are used (AND, OR, NOT). Assume each basic, 2-input gate has a delay of 1 unit from the time its input changes until its output changes correspondingly.

Q. How much is the time delay for a $(1\text{M})\times 1$ MUX? 1M is 2^{20} .



Don't Cares

B	A	Y
0	0	0
0	1	1
1	0	1
1	1	1

⇒

B	A	Y
0	0	0
0	1	1
1	X	1

when $B=0$, we care what A is.

if $B=1$ we don't care what A is.

Suppose our machine works like this:

if $B=0$, then $Y=A$

But, if $B=1$, it makes no difference what Y is.

B	A	Y
0	0	0
0	1	1
1	0	X
1	1	X

output don't cares: can be either 0 or 1, whichever is convenient.

B	A	Y
0	0	0
0	1	1
1	X	X

ADDER

C_{in}	B	A	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




B	A	S_0
0	0	0
0	1	1
1	0	1
1	1	0

$$S_0 = \bar{B}A + B\bar{A}$$

B	A	S_1
0	0	1
0	1	0
1	0	0
1	1	1

$$S_1 = \bar{S}_0$$

$$S = \bar{C}_{in} \cdot \bar{B} \cdot A + \bar{C}_{in} \cdot B \cdot \bar{A} + C_{in} \cdot B \cdot A + C_{in} \cdot \bar{B} \cdot \bar{A}$$



1-bit Full Adder

The above Full Adder (FA) includes two 1-bit, 2X1 MUXes.



Q. What are the min-term functions for one-variable Boolean functions?

Q. Build a 1X2 DEC.


Q. Show a logic design for a 1-bit, 2X1 MUX. Use the organization shown above for the 1-bit, 4X1 MUX. That is, use a DEC to gate input signals to an OR.

Q. How would we build a 3-bit, 2X1 MUX? Show a design using 1-bit, 2X1 MUXes.


minterms for 1-bit input?





every minterm possible




1-bit, 2X1 MUX




3-bit, 2X1 MUX



2-bit FA



ALU



```
module MIPSALU (ALUctl, A, B, ALUOut, Zero);
```

```
input [3:0] ALUctl;
input [31:0] A,B;
```

```
output reg [31:0] ALUOut;
output Zero;
```


```
assign Zero = (ALUOut==0); //-- Zero is true if ALUOut is 0
```

```
always @(ALUctl, A, B) begin //-- reevaluate if these change
```

```
case (ALUctl)
0: ALUOut <= A & B;
1: ALUOut <= A | B;
2: ALUOut <= A + B;
6: ALUOut <= A - B;
7: ALUOut <= A < B ? 1 : 0;
12: ALUOut <= ~(A | B); // result is nor
default: ALUOut <= 0;
endcase
```


```
end
```

```
endmodule
```



$\bar{A} \cdot \bar{B} =$

4'b0000 →



X ₀	g
0	1
1	0

Algorithms and Computers

We would like to have:

-- A simple concept of computation/computing/computers

Why?

- 1. When we build one, we can tell what we want: can it do what it is supposed to do?
- 2. When we see one, we can recognize it (eg. is a QM machine a computer?)
- 3. When we look at a complex system, we can identify its fundamental structure: abstraction.
- 4. We can define what we mean by an algorithm (ie., TM that always halts).

BIG IDEA: Define computation (automatic procedure)


Church-Turing Thesis:

Any computation can be done by some Turing Machine (TM).

(Efficiently?)

Can't prove, but works so far.

TM model of Computation



4. Finite symbol set, Σ .

For example,
 $\Sigma = \{0, 1\}$

or

$\Sigma = \{\#, 0, \dots, 9, a, \dots, z\}$
↑ blank

5. User manual

Defines:


1. Proper input
2. Proper output
3. Interpretation
4. Halting states
5. Start state

Operation



1. Read one symbol
2. Depending on state and symbol,
 - write one symbol
 - move R/W head one cell L. or R.
 - change state
3. Repeat, or if current state is a "halting state", stop operating.

Finite- State Machine Controller

State Transition diagrams



initial Tape configuration



Starts in state E. These represent same state.

a state-transition rule

If (**current state == E**) AND (**current symbol == 0**)
 then
 (**write symbol == 0**)
 (**move R/W head L.**)
 (**new state == Halt**)

What does it do?

On this specific input?

On any general input?

Same information as diagram.


→ An encoding of the FSM.

Alternate representation of FSM:


(start state = E)
 (state, input) (output, move, next state)

(E, 1)	(1, L, O)
(E, 0)	(0, L, Halt)
(O, 1)	(1, L, E)
(O, 0)	(1, R, Halt)

TM-implementation





k-bit symbols
 e.g., $\Sigma = \{000, 001, \dots, 111\}$






FSM has input/output, but from/to where?

- (1) Other FSMs in same machine
- (2) Feedback loops



We like to separate **state** into two "types", **control** and **data**.
 . Eg., some state elements are for "control" state, and some are for "data" state.




Basic Sequential elements

We need to remember our "state".

- Stay in one state: use feedback.
- State is output Q.
- How do we change state?

Force Q=1.
Stable.



NAND


A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

$A=0 \Rightarrow Q=1$


$Q = \bar{B}$

When A=0, NAND=1.
When A=1, NAND=(-B).


Force Q=0.
Stable.



$R=1$



\bar{S}	\bar{R}	
1	1	stable
0	1	set $Q=1$
1	0	reset $Q=0$



Use a basic latch to build an SR-latch:


invert S, R inputs.

S = R = 0 stable

S=1, R=0 Q=1


S=0, R=1 Q=0

S = R = 0 stable



SR latch


\Rightarrow



a basic element for state

Clocking, part 1: gating/enable

"gating" a signal, A.




SR-latch w/ enable


E=0: ignores S-R inputs
E=1: transparent

E	A	Y = (AB)
0	0	0
0	1	0
1	0	0
1	1	1

input ignored (for E=0 rows)
passes input to output (for E=1 rows)




simplify



E=1
D=0 (S=0, R=1): Q=0
D=1 (S=1, R=0): Q=1


⇒




E=0
stable

2-phase clocking, D-FF

Problem




If E=1, How many times will update to state occur before E=0?





Latch is transparent during the time clock=1.

Need to prevent feedback, until ready.



⇒





2-phase clock

rising clock edge

falling clock edge

D-FF



D-FF



2-Phase Clocking

Separate signals for each latch's enable in FlipFlop. On breadboard we connect PHASE-1 to one data switch, PHASE-2 to another.



implement 2-phases



Positive edge triggered D Flip Flop

D-FF, posedge Triggered w/ write enable

We often want to control whether or not the FF will be written into when the clock pulse arrives: add an "enable" input. When enable is 0, the current state is written back into the FF. Otherwise, D is written.



D-FF pos-edge Triggered w/ write enable

If there is no feedback path from Q to D, we do not need a flip-flop, we can use a write-enable latch instead. Datapaths sometimes can use latches.

FSM in ROM (n-bit state, i-bit input, k-bit FSM output)

(STATE, INPUT) is ROM address
 n bits + i bits ==> $2^{(n+i)}$ ROM locations

(NEXT-STATE, FSM-OUTPUT) is ROM output
 n bits + k bits ==> (n+k) bits per location

==> $2^{(n+i)}$ location by (n+k)-bit word ROM


ANY FSM (Mealy or Moore) can be built as a ROM

NOTE: A Moore machine's output depends only on state
 ==> use n-bit addresses, one ROM location per state.


BUT, next-state depends on current-state+input. Encode part of next-state function in ROM word as NS-CODE, and use external logic to calculate next-state function: $next-state = f(INPUT, NS-CODE)$. This is what is done in the LC3's micro-coded controller.

Every possible FSM can be built as a ROM.

ROM is very large since there is a word for every possible {state, input} combination.



address		ROM data word (row)	
STATE	INPUT	next-state	output
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0




at clock tick:

- { current state, current input } captured
- output changes to match captured state/input

-- Every state row has same output
 ==> Moore Machine

-- Rows for state S have differing outputs
 ==> Mealy Machine.



We can enumerate all ROMs (and consequently all TMs/digital-computers):

Concatenate ROM content from all words:



address	content
00	00
01	11
10	11
11	00

==> 01111000


List all $n = i = k = 1$ machines:
FSM-0, FSM-1, ..., FSM-256

List all $n = i = k = 2$ machines:
FSM-257, FSM-258, ...

and so on.




Electrons & Heat



Collision transfers energy to atoms of material, e.g., wire.
Atom motion = Heat.
~All collision energy radiates as heat.



$E \times \text{distance} = \text{Voltage}$



- High Current ==> Many e- Moving
- High Voltage ==> Large E Field
- Large E ==> Fast Acceleration
- High Voltage + High Current ==> Lots of Heat


$$\text{Heat} = \frac{\text{energy}}{\text{sec}} = \text{Power} = I \cdot V$$

Basic Electricity, The Water Analogy



Conductors

Conduction is the movement of electrons (e^-), also known as current, i . (Conduction can also be by positively charged particles.) Any material conducts, if we pull hard enough on the electrons. Charged things, such as e^- , move when an electric field (E) is present. In solid materials, the nucleus of an atom contains positively charged protons (p^+). Protons and e^- attract each other, which gives E , like gravity. In solid material the p^+ are fixed in place, but the e^- can move. We can think of the solid material as a pipe packed with something; e.g., sand, and the e^- as water molecules. Resistance (R) is how tightly packed the material in the pipe is: if it is tightly packed (the material is very fine material such as clay), water molecules have a hard time making it through; if it is loosely packed (large gravel), water drains through easily. The water pressure (V) and R together determine i .




Parallel circuit

Suppose we have two identical pipes side by side, and they both have resistance, R , and each has current, i . The current through both is twice the current through one, $2i$.

Series circuit


If we connect them end to end instead, we might expect the total resistance to be $R+R$, and the current to be $(1/2) i$.




Ohm's Law devices

Different materials and devices have different relationships between i , R , and V . If the relationship can be expressed as,

$$i R = V$$



then we call the device an Ohm's Law device. Of course, this is only an approximate model. If R is very big, the device is a **non-conducting insulator**. A **big pressure V** only gives a **little flow**. If R is very small, the device is a **conductor**. A very **small V** gives a **large flow**.



It takes work to get water pressure. Suppose we have a water tower. We pull the water up. **Pulling the weight w up the tower's height h** is the **work** we do, $w \times h$.

We can get that same amount of energy back from the water in the tank. We can drop a bucket of water and use the pull to do work of some sort. That energy is used up in our packed pipe as the **water falls** through the pipe: it **heats the packing** as the water collides with the packing. The **heat escapes** by radiating away.

The downward force on the water is caused by the gravity **field E** acting on the water's mass: the **weight** of the water is $E \times \text{mass}$. On the moon, the same mass of water weighs less because the moon's gravity field pulls less than earth's. You can jump high easily on the moon, for instance. **Smaller E** would mean it takes **less energy** to move the water: **less pressure** in the pipe, and **less flow**, and **less heat**.

Our model of an electrical **voltage source** is a tower and **very large pipe without packing**. It supplies water that flows through our packed pipe, and an **energetic process pumps** water back up. The pressure at the pump inlet is V^- and the pressure at the tank end is V^+ . The **pressure difference V** drives water through the **packed pipe**.

Voltage Source = Pump + Tank + Big Pipe

Device/Circuit = Packed Pipe



The **energy lost** in the packed pipe by the water that flows through it is the same it took to pump the water into the tank:

$$\begin{aligned} \text{energy} &= \text{weight} \times h \\ \text{weight} &= \text{mass} \times g \quad (g \text{ is gravitational acceleration}) \\ \text{mass} &= \text{volume} \times \text{density} \quad (\text{let density} = 1) \\ \text{volume} &= \text{Area} \times h \end{aligned}$$

$$\text{energy} = (\text{Area} \times h \times 1) \times g \times h$$

Here, we are assuming the volume of water that flowed is equal to the volume of the big pipe whose cross sectional area is Area. Because the big pipe is h tall, its volume is $\text{Area} \times h$. Suppose we want to see **how much energy** an amount of water of **mass m** loses. We first find the energy lost per unit mass by dividing the above by the mass ($\text{Area} \times h \times 1$):

$$\text{energy-per-unit-mass} = g \times h$$



The **energy from mass m** is then:

$$\text{energy-}m = m \times g \times h$$

Define **V** (short for voltage-across-the-device) as $(g \times h)$:

$$V = (g \times h)$$

The energy for mass **m** is then,

$$\text{energy-}m = m \times V$$

A packed pipe with water flowing through it has more pressure on the inlet side than the outlet side. (If it were the other way around, the flow would go backward.) The pressure drops along the pipe. At the inlet side, the pressure is just the total weight of the water in the big pipe pressing down divided by its area:

$$\begin{aligned} \text{pressure-h} &= (\text{Area} \times h \times 1) \times g / \text{Area} \\ &= g \times h \\ &= V \end{aligned}$$

So, the voltage **V** is the same as the **water pressure** supplied by the source. **Exit pressure is zero** because the **pump is pulling** the water from that end of the pipe.

Suppose **k** units of water flow per second. The **power loss in the device** is,

$$\begin{aligned} \text{Power} &= \text{energy-per-unit-mass} \times (\text{k/sec}) \\ &= V \times (\text{k/sec}) \end{aligned}$$


Current is **i** and is equal to (k/sec):

$$\text{Power} = V \times i$$

Electrons and water molecules are equivalent. They just differ in their respective fields (**E** and **g**) and the properties those fields affect (**charge** and **mass**). **Power loss is heat** (mostly). Note that we have used **E** and **g** interchangeably, and applied electrical terminology to water.

Suppose our packed pipes can be modeled by Ohm's Law. **Power loss** is then **proportional to the square** of **V**. It can also be expressed as proportional to the square of **i**. (Both are shown at right.)

Note for unchanging **V**, that as resistance **R goes to 0**, the **power loss goes to infinity**. This is a short circuit. Before power loss actually goes to infinity, the heat will melt or vaporize the device. Of course, as **R goes to infinity**, nothing will flow, and **no power is lost**.



$$\begin{aligned} \text{power} &= iV & V &= iR \\ &= i(iR) & &= i^2R \end{aligned}$$

$$\begin{aligned} \text{power} &= iV & i &= V/R \\ &= (V/R)V & &= V^2/R \end{aligned}$$

$$\lim_{R \rightarrow 0} \text{power} = \lim_{R \rightarrow 0} V^2/R$$

Voltage Divider

At right are two devices connected in series: Between them is a section of empty pipe whose resistance is relatively close to zero (wire).

The pressure (voltage) across **device1** is the source voltage V_s minus the "output" voltage V_{out} . The current exiting **device2** has pressure $V_g = 0$. So, the voltage across **device2** is V_{out} .

The "output" of this system V_{out} depends on the two resistances, R_1 and R_2 . The current i is the same through both resistors.


Suppose R_2 is **nearly 0** (a resistance-less wire). The total voltage difference over both resistors is $(V_s - V_g) = V_s$. The output voltage is the voltage difference across R_2 . Because R_2 is about 0 (i.e., it has no packing, water passes through easily) 0 volts is almost all that is needed to move water through it. That is to say, no water pressure can build up on the inlet side of R_2 because when it starts to build up, water flows through before any pressure can build up. The current i is completely determined by R_1 .

In the other extreme, suppose R_2 is **nearly infinite** (an open circuit or switch). No matter how much pressure there is, almost no current flows.

$$i = (V_s - V_g) / (R_1 + R_2) = V_s / (R_1 + R_2) \sim 0$$

Pressure will build up as flow exits R_1 and gets stopped by R_2 . Water would flow through R_2 if the pressure at one end were different from the pressure at the other end. But, no current flows. So, the pressure at both ends must be the same. That is, V_{out} is the same as V_s .


$$(V_s - V_{out}) = i R_1 \sim 0 R_1 = 0 \\ V_s \sim V_{out}$$



total voltage difference
is $(V_s - V_g) = V_s$

current is


$$i = V_s / (R_1 + R_2)$$



$$i = V_s / (R_1 + R_2) \\ = V_s / R_1$$

$$V_{out} - V_g = V_{out}$$

$$V_{out} = i R_2 \\ \approx i \cdot 0 = 0$$




$$i = (V_s - V_g) / (R_1 + R_2) \\ \approx V_s / R_2 \approx 0$$

$$(V_s - V_{out}) = i R_1 \\ V_s - V_{out} \approx 0 \cdot R_1 = 0 \\ V_s \approx V_{out}$$

We need Signal-Restoring, Non-Linear Logic. Ohm's Law devices are LINEAR.


Suppose we had only linear devices (or something very nearly linear), then signal output has errors proportional to input errors.

Errors/noise :



Linearity:

$$f(v + e_{in}) = k(v + e_{in}) + e_{out} = kv + \underbrace{ke_{in}}_{\text{Total error}} + e_{out}$$



An inverter ckt.

$$f(-1) = 1 \quad \text{in} \rightarrow \text{inverter} \rightarrow f(\text{in})$$

$$f(1) = -1$$

Suppose we connect 2 in series

$$\text{IN} \rightarrow \text{inverter } f_1 \rightarrow \text{inverter } f_2 = f_2(f_1(\text{in}))$$

$$f_1(\text{in}) = f_1(v + e) = kv + ke_0 + e_1$$

$$= (-1)(-1) + (-1)e_0 + e_1$$

$$= 1 - e_0 + e_1$$

(v is nominal signal: ±1)

$$f_2(f_1(\text{in})) = f_2(1 - e_0 + e_1)$$

$$= -1 + e_0 - e_1 + e_2$$

k stages

$$\Rightarrow 1 + \sum_{i=0}^k (-1)^i e_i$$


The errors include signs = random walk with random size steps.

Errors independently random w/ average 0 ==> variance increases w/ k.
Total error grows w/o bound!

Take random step (either in the -1 or +1 direction).
 How far from 0 can you expect to be after k steps? About $k^{1/2}$ away.
 With probability 0 you will be at 0, and error gets unboundedly large.

We must Reduce error at each stage ==> exponentially decreasing effect in later stages.

Non-Linear



after k stages:
$$= 1 + \sum_{i=0}^k \left(\frac{1}{g}\right)^i e_i$$

Randomly \pm

Converges!

If g is large enough (flat areas of curve are flat enough),

and

if output error size is not too big,

Then






output after k stages never hits FORBIDDEN ZONE.

So, if we plan to have a circuit with long device chains, we must have non-linear devices w/ suitable response curves.

Do we plan to have long chains? YES:


- (1) feedback in system,
- (2) chained data operations: $D1 \implies D2 \implies D3 \implies D4 \dots$
- (3) 1 Billion devices per cpu

Devices



Voltage Controlled Switch


far from forbidden zone



switch closes, varies for each device ⇒ FORBIDDEN ZONE

- Non-linear response
- Any voltage in allowed range will yield "clean" output.
- Easy to prevent forbidden input voltage.

Solid state devices - Semiconductors





Phosphorous impurity:
e- leaves easily, becomes "hot"
conduction-band e-.

Boron impurity:
"cold" valence-band e- arrives, leaves behind +valence
"hole" which moves.

Holes and e- move in opposite directions, but current
direction is same.

Easy e- flow from n-type to p-type, but reverse flow
hard: "cold" valence-band e- need too much energy to
become conduction band e-.


MOSFET n-type



n-type MOSFET (n-transistor)


CONDUCTING ($V_{gate} = +V$, $R_{drain-to-source} \approx 0$):
+V on gate drives holes away from P-type channel.
Conduction-band e- move from source N-type well.
+V on drain pulls conduction-band e- off.
+I current flows left-to-right.

NOT-CONDUCTING ($V_{gate} = 0$, $R_{drain-source} = \text{BIG}$):
 $V_{gate} = 0$, holes populate channel.
Source N-well e- drop into valence band in channel.
+V at drain cannot pull valence-band e- from P-type to N-type.




n-type transistor

V_{gate}	R	
0	∞	not conducting
+V	0	conducting



Just what we want: nice non-linear switch.


P-Type






P-type (n-channel) transistor

Vgate = 0:
 Vgate = -Vdd wrt to base,
 pushes e- away from channel, leaves
 excess holes, current flows.
 R = 0, conducting.

Vgate = Vdd:
 Vgate = 0 wrt to base
 channel is neutral
 only random thermal e- available for
 current flow.
 R = infinity, not conducting




Vgate	R
0	0 conducting
+V	∞ not conducting



$P = iV$


CMOS




A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

$OUT = \overline{A+B}$


chip fab.



Lithography




Line Sizes



Better Process
more expensive
equipment
+\$
lines shrink

faster switching
→ faster clock



more transistors
→ more function
→ more usage
→ more sales
→ same price

smaller features → more defects, lower die yield, but smaller die → Moore's Law

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

LC-3 Overview: Memory and Registers

Memory

- address space: 2^{16} locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 - R7
 - each 16 bits wide
 - how many bits to uniquely identify a register?
- other registers
 - not directly addressable, but used by (and affected by) instructions
 - PC (program counter), condition codes (PSR)

5_2

LC-3 Overview: Instruction Set

Opcodes

- 15 opcodes
- *Operate* instructions: ADD, AND, NOT
- *Data movement* instructions: LD, LDI, LDR, LEA, ST, STR, STI
- *Control* instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear *condition codes*, based on result:
 - N = negative, Z = zero, P = positive (> 0)

→ PSR.CC

Data Types

- 16-bit 2's complement integer

Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: *immediate*, *register*
- memory addresses: *PC-relative*, *indirect*, *base+offset*

Assembly Language

foo.asm, an assembly language source code file (ASCII codes, created in any text editor)

```

.Orig x3000

ld r1, six
ld r2, number
and r3,r3,#0

again
add r3,r3,r2
add r1,r1,#-1
brp again

halt

number
six
msg
.blkw 1
.fill x0006
.string "abc"
.end
  
```

Assembler
lc3as

opcode

foo.obj: load object's BITS:

```

0011000000000000 ← header
0010001000000111 } ← calculated offset
001001000000101
0101011011100000
0001011011100010
0001001001100001
0000011111111101 ← translation of "halt"
111100000100101
0000000000000000
0000000000000110
0000000001100001
0000000001100010
0000000001100011
0000000000000000
BLKW 1
.FILL x0006
'a' x0031
'b' x0062
'c' x0063
NUL x0000
  
```

- Assembler (lc3as) Directives** (to control the assembly process):
- .orig**: puts a load address into the .obj load-object file's header.
 - .end**: tells assembler, this is the end of source code.
 - .blkw**: tells assembler, create *n* blank words (all zeroes).
 - .fill**: tells assembler, put these bits into a word.
 - .string**: convert text to .FILL w/ one ascii code per word, NUL terminated.

The assembler produces machine code words:
 --- ONE PER LINE expressing an LC3 instruction
 --- ONE PER LINE where there is a .fill directive
 --- n PER LINE where there is a .blkw directive

The assembler also calculates offsets for us using **symbols**. Symbols stand for memory addresses (starting for the .orig address). Offsets are calculated by subtraction. Symbols refer to the next instruction's location.

f.asm

assemble
LC3as

NOT (Register)



ADD/AND (Register)



ADD/AND (Immediate)



```

.orig x0200
main:
  ADD R1, R2, R3
  ADD R4, R5, var
foo:
  .FILL x1234
var:
  .FILL x012F
.end

```

f.obj

```

0000001000000000
0001001001000011
0001100101100001
0001001000110100
0000000100101111

```

$$203 - (201+1) = 1$$

load


```

0200: 0001001001000011
0201: 0001100101100001
0202: 0001001000110100
0203: 0000000100101111

```

Mem

PC



LD (PC-Relative)






DR




ST (PC-Relative)



SR



LDR (Base+Offset)




```
main: LD R2, tablePTR
      LDR R1, R2, #2
```

"main" x0200
 "tablePTR" x02F0
 "table" xFF00

```
tablePTR:
  .FILL table
  ...
table:
  .FILL x0000
  .FILL x0001
  .FILL x0002
```

LEA (Immediate) 0000 0111



$$\begin{array}{r} 210 \\ - 201 \\ \hline F \end{array}$$

Source Code

main: LEA R3, array

array: .BLKW 100




Symbol Table

"main" x0200
"array" x0210

Memory

0200: 1110 011 000001111
...
0210: ????
0211: ????
... ..

BR (PC-Relative)



9-bit offset:
PC +/- 256

Source Code

main: ADD R0, R0, 1

BRp main


Symbol Table

"main" x0200



Memory

0200: 0001 000 000 0 00001
0201: 0000 001 111111110

$$\begin{array}{r} 200 \\ - 202 \\ \hline -2 \end{array}$$



➤ only certain instructions set the codes
(ADD, AND, NOT, LD, LDI, LDR, LEA)



STATE DIAGRAM

Moore FSM


- Output not a function of input
- Output determined by state only

$2^6 \approx 64$ states

→ 64 word ROM



vs

$2^{6+10} = 64k$ word ROM Mealy FSM



RTL

$PC \leftarrow PC + 1$



Source Code:

```

main: LEA R7, next
      BRnzp foo
next:  ADD R0, R1, #11


...
foo:  ADD R0, R1, #10
      JMP R7
    
```

TRAP



Calls a **service routine**, identified by 8-bit "trap vector."

x0000



5678:

TRAP x05





Figure C.2 A state machine for the LC-3

RISC
 eliminate 5 opcodes
 LD, LDI, ST, STI
 JSR/JSRR
 eliminate JMP?
 change BR → BRR
 eliminate TRAP?
 change BR → BRR_t

Interrupts, Exceptions



Push

```
ADD R6, R6, #-1 ; decrement stack ptr
STR R0, R6, #0 ; store data (R0)
```

Pop

```
LDR R0, R6, #0 ; load data from TOS
ADD R6, R6, #1 ; decrement increment stack ptr
```

R7 - linkage } Hardware defined
 R6 - SP }





Figure C.7 LC-3 state machine showing interrupt control

+1

Interrupt_Logic

Note: The priority of the device attempting to generate an interrupt is compared with the priority of the currently executing instruction. In PMP, this comparison is "A >= B". However, that would cause infinitely nested interrupts: The priority of a device's interrupt handler is set to the priority of the device generating the interrupt, the first instruction of the handler would be interrupted. Here, the comparison is "A > B". This effectively masks interrupts for that device and solves the nested interrupt problem. A side-effect is that priority-0 devices never interrupt. Another is that all interrupts can be masked by setting priority to 7 (via RTI).



Switching Super ↔ User

