Digital Logic
$\operatorname{AND}(F, F)=F$ $\operatorname{AND}(F, T)=F$ $\operatorname{AND}(\mathrm{T}, \mathrm{F})=\mathrm{F}$ $\operatorname{AND}(\mathrm{T}, \mathrm{T})=\mathrm{T}$

- Boolean functions

$$
f:\{0,1\}^{n} \rightarrow\{0,1\}
$$ Table

$x$ is a proposition $x=T$ or $x=F$

- gates

$$
x=\operatorname{AND}(x, y)
$$

$$
x \leadsto O R(x, y)
$$

$$
x-\operatorname{NoT}(x)
$$

- function Primitives (function composition) min-terms, max-terms

$$
\begin{aligned}
f(x) & =S(g(x)) \quad f(x, y)=r(g(x, y), h(x, y)) \\
f(x, y) & =\operatorname{OR}(\operatorname{AND}(\because, \cdot), \operatorname{AND}(\cdot, \cdot), \ldots \operatorname{AND}(\cdot,)) \\
& =\text { min-term expansion of } f \\
& =\operatorname{AND}(\operatorname{OR}(\cdot, \cdot) \text { OR }(\cdot, \cdot), \cdots \operatorname{OR}(\cdot, \cdot)) \\
& =\text { max-term expansion of } f
\end{aligned}
$$

what is this function?

$$
\begin{aligned}
& \begin{array}{l|l}
x y & g(x, y) \\
\hline 00 & 0
\end{array} \quad \operatorname{AND}(\operatorname{NoT}(0), 0)=0 \\
& \operatorname{AND}(\operatorname{NOT}(0), 1)=1 \\
& \operatorname{AND}(\operatorname{NOT}(1), 0)=0 \\
& \operatorname{AND}(\operatorname{NoT}(1), 1)=0 \\
& g(x, y)=\operatorname{AND}(\operatorname{NOT}(x), y)=\bar{x} \cdot y \\
& =\text { min-term: } m_{01}(x, y) \text { aka } m_{1}(x, y)
\end{aligned}
$$


the others

$$
\begin{aligned}
& m_{0}=\bar{x} \cdot \bar{y} \\
& m_{3}=x \cdot y
\end{aligned}
$$



Any $n$-ary function can be built as an OR of minterms.

Minterms are AND of variables or their negations.

Wax Terms
Algebra

$$
{ }_{C}^{A}=D \longrightarrow
$$

$$
{ }_{C=D}^{A}=\square
$$

$$
{ }_{B}^{A}=D-\infty
$$



Equality $(0,1, \cdot,+) \Longrightarrow$ Equality $(1,0,+, \cdot) \quad$ (Duality)
$\overline{A \cdot B}=\bar{A}+\bar{B} \quad \Longrightarrow \quad \overline{A+B}=\bar{A} \cdot \bar{B} \quad$ (De Morgan's Law $\mathbb{I}$ )

$$
A \cdot 0=0 \quad \Longrightarrow A+1=1
$$

$$
\begin{aligned}
& =\overline{\bar{A} \cdot B} \cdot \overline{B \cdot \bar{A}}=(A+\bar{B}) \cdot(\bar{A}+B)
\end{aligned}
$$

$$
\begin{aligned}
& A+0=A\left\{\begin{array}{l}
\text { if } A=1, A+0=1=A \\
\text { if } A=0, A+0=0=A
\end{array}\right. \\
& A \cdot 0=0 \\
& A+B=B+A\left\{\begin{array}{ll|lll|l}
A & B & A+B & A & B+A \\
\hline 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 11 & 1
\end{array}\right. \\
& A+(B+C)=(A+B)+C\left\{\begin{array}{l}
A \\
B \\
C
\end{array}\right. \\
& A \cdot(B+C)=A \cdot B+A \cdot C\left\{\begin{array}{l}
A=D \\
C=D
\end{array}\right. \\
& \overline{A \cdot B}=\bar{A}+\bar{B} \quad \text { (De Morgan's Law I) }
\end{aligned}
$$

$$
\begin{aligned}
\Longrightarrow \quad(A+\bar{B}) \cdot(\bar{A}+B) & =A \cdot(\bar{A}+B)+\bar{B} \cdot(\bar{A}+B) \quad \text { (dist.) } \\
& =A \cdot \bar{A}+A \cdot B+\bar{B} \cdot \bar{A}+\bar{B} \cdot B \text { (dist.) } \\
& =0+A \cdot B+\bar{B} \cdot \bar{A}+0 \\
& =A \cdot B+\bar{B} \cdot \bar{A} \quad \text { Min terms for } f
\end{aligned}
$$

Simplification

$\left.\begin{array}{l|llll}B A & Y_{00} & Y_{01} & Y_{10} & Y_{11} \\ \hline 0 & 0 & 1 & 0 & 0 \\ 0 \\ 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 \\ 1\end{array}\right\}$

$\left.\begin{array}{lllll}B A & Y_{00} & Y_{01} & Y_{10} & Y_{11} \\ \hline 0 & 0 & 1 & 0 & 0 \\ 0 \\ 0 & 1 & 0 & 1 & 0 \\ 1 & 0 \\ 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 & 0 \\ 1\end{array}\right\}$ one output
$=1$

| $B A$ $Y_{00}$ <br> 0 0 1 |  |
| :--- | :--- |
| 0 | 1 | 00 code $=00$


Q. How much is the time delay for the 4X1 MUX? Assume only basic, 2 -input gates are used (AND, OR, NOT). Assume each basic, 2 -input gate has a delay of 1 unit from the time its input changes until its output changes correspondingly.
Q. How much is the time delay for a ( 1 M$) \mathrm{X} 1 \mathrm{MUX}$ ? 1 M is $2^{\wedge} 20$.

mo


Don't Cares

re if $B=1$ we doit care what $A$ is.
Suppose our machine works like this:
if $B=0$, then $Y=A$
But, if $B=1$, it makes no difference what $Y$ is.


The above Full Adder (FA) includes two 1-bit, 2X1 MUXes.
Q. What are the min-term functions for one-variable Boolean functions?
Q. Build a 1X2 DEC.
Q. Show a logic design for a 1-bit, 2X1 MUX. Use the organization shown above for the 1-bit, 4X1 MUX. That is, use a DEC to gate input signals to an OR.
Q. How would we build a 3-bit, 2X1 MUX? Show a design using 1-bit, 2X1 MUXes.
minterms for 1-bit input?


$B[10] \quad A[10]$

$S[1: 0]$


Algorithms and Computers
We would like to have:
-- A simple concept of computation/computing/computers
Why?
--- 1. When we build one, we can tell what we want: can it do what it is supposed to do?
--- 2. When we see one, we can recognize it (eg. is a QM machine a computer?)
--- 3. When we look at a complex system, we can identify its fundamental structure: abstraction.
--- 4. We can define what we mean by an algorithm (ie., TM that always halts).

BIG IDEA: Define computation (automatic procedure)
Church-Turing Thesis:
Any computation can be done by some Turing Machine (TM).
TM model of Computation
(Efficiently?)
Cant prove, but works so far.


Finite- State Machine Controller
state Transition diagrams


STarts in state E. These represent same state.

What does it do?
If ( current state $==\mathrm{E}$ ) AND
( current symbol == 0 ) then
( write symbol == 0 ) ( move R/W head L. ) ( new state $==$ Halt )

On this specific input?
On any general input?

Same information as diagram.
$\rightarrow$ An encoding of the FSM.

Alternate representation of FSM:
(start state $=\mathrm{E}$ )
(state, input) (output, move, next state)
$(E, 1) \quad(1, L, O)$
(0, L, Halt)
(1, L, E)
(1, R, Halt)

TM-implementation


R-bit symbols eeg., $\sum=\{000,001, \ldots, 111\}$

FSH


We like to separate state into two "types", control and data . Eg., some state elements are for "control" state, and some are for "data" state.


Basic Sequential elements

We need to remember our "state".
--- Stay in one state: use feedback.
--- State is output Q.
--- How do we change state?

Force $\mathrm{Q}=1$.
Stable.
WAND


Force $\mathbf{Q}=\mathbf{0}$.


Use a basic latch to build an SR-latch:
invert S, R inputs.

$$
\begin{array}{ll}
S=R=0 & \text { stable } \\
S=1, R=0 & Q=1 \\
S=0, R=1 & Q=0 \\
S=R=0 & \text { stable }
\end{array}
$$



SR latch

a basic element for state
"gating" a signal, A.
Clocking, part 1: gating/enable


SR-latch w/ enable
$\mathbf{E = 0}$ : ignores $S$ - R inputs $\mathrm{E}=1$ : transparent


$$
D-F F
$$

D -FF


2-Phase Clocking
implement 2-phases
Separate signals for each latch's enable in FlipFlop. On breadboard we connect PHASE-1 to one data switch, PHASE-2 to another.


D -FF, posedge Triggered w/ write enable

We often want to control whether or not the FF will be written into when the clock pulse arrives: add an "enable" input. When enable is 0 , the current state is written back into the FF. Otherwise, D is written.


FSM in ROM ( n-bit state, i-bit input, k-bit FSM output )
(STATE, INPUT) is ROM address
$n$ bits $+i$ bits $===>2^{\wedge}(n+i)$ ROM locations

Every possible FSM can be built as a ROM.
ROM is very large since there is a word for every possible \{state, input\} combination.
(NEXT-STATE, FSM-OUTPUT) is ROM output $n$ bits $+k$ bits $====>(n+k)$ bits per location
$===>2^{\wedge}(n+i)$ location by $(n+k)$-bit word ROM
ANY FSM (Mealy or Moore) can be built as a ROM
NOTE: A Moore machine's output depends only on state ===> use n-bit addresses, one ROM location per state.


BUT, next-state depends on current-state+input. Encode part of next-state function in ROM word as NS-CODE, and use external logic to calculate next-state function: next-state $=\mathrm{f}($ INPUT, NS-CODE $)$. This is what is done in the LC3's micro-coded controller.
at clock tick:
-- \{ current state, current input \} captured
-- output changes to match captured state/input


ROM

-- Every state row has same output ===> Moore Machine
-- Rows for state S have differing outputs ===> Mealy Machine.


We can enumerate all ROMs (and consequently all TMs/digital-computers):

Concatenate ROM content from all words:

## address content

00
00
01
11
10
11
1100

$$
==>01111000
$$

List all $\mathrm{n}=\mathrm{i}=\mathrm{k}=1$ machines:
FSM-0, FSM-1, ..., FSM-256
List all $\mathrm{n}=\mathrm{i}=\mathrm{k}=2$ machines:
FSM-257, FSM-258, ...
and so on.


WORD

Electrons \& Heat


EX distance = Voltage


High Current ==> Many e- Moving
High Voltage $==>$ Large E Field Large E ==> Fast Acceleration High Voltage + High Current ==> Lots of Heat

Heat $=\frac{\text { energy }}{\text { sec }}=$ Power $=I \cdot V$

Basic Electricity, The Water Analogy


Conductors
Conduction is the movement of electrons (e-), also known as current, $i$. (Conduction can also be by positively charged particles.) Any material conducts, if we pull hard enough on the electrons. Charged things, such as e-, move when an electric field (E) is present. In solid materials, the nucleus of an atom contains positively charged protons ( $\mathbf{p}+$ ). Protons and e- attract each other, which gives E, like gravity. In solid material the p+ are fixed in place, but the e- can move. We can think of the solid material as a pipe packed with something; e.g., sand, and the e- as water molecules. Resistance $(\mathbf{R})$ is how tightly packed the material in the pipe is: if it is tighly packed (the material is very fine material such as clay), water molecules have a hard time making it through; if it is loosely packed (large gravel), water drains through easily. The water pressure (V) and $\mathbf{R}$ together determine $\boldsymbol{i}$.


Parallel circuit
Suppose we have two identical pipes side by side, and they both have resistance, $\mathbf{R}$, and each has current, $i$. The current through both is twice the current through one, $2 i$.

Series circuit
If we connect them end to end instead, we might expect the total resistance to be $\mathbf{R + R}$, and the current to be (1/2) $\boldsymbol{i}$.

Ohm's Law devices
Different materials and devices have different relationships between $\boldsymbol{i}, \mathbf{R}$, and $\mathbf{V}$.If the relationship can be expressed as,

$$
i R=V
$$


then we call the device an Ohm's Law device. Of course, this is only an approximate model. If $\mathbf{R}$ is very big, the device is a nonconducting insulator. A big pressure V only gives a little flow. If $\mathbf{R}$ is very small, the device is a conductor. A very small $V$ gives a large flow.


It takes work to get water pressure. Suppose we have a water tower. We pull the water up. Pulling the weight w up the tower's height h is the work we do, w Xh .

We can get that same amount of energy back from the water in the tank. We can drop a bucket of water and use the pull to do work of some sort. That energy is used up in our packed pipe as the water falls through the pipe: it heats the packing as the water collides with the packing. The heat escapes by radiating away.

The downward force on the water is caused by the gravity field E acting on the water's mass: the weight of the water is E X mass. On the moon, the same mass of water weighs less because the moon's gravity field pulls less than earth's. You can jump high easily on the moon, for instance. Smaller E would mean it takes less energy to move the water: less pressure in the pipe, and less flow, and less heat.

Our model of an electrical voltage source is a tower and very large pipe without packing. It supplies water that flows through our packed pipe, and an energetic process pumps water back up. The pressure at the pump inlet is V - and the pressure at the tank end is $\mathrm{V}+$. The pressure difference V drives water through the packed pipe.

Voltage Source $=$ Pump + Tank + Big Pipe
Device/Circuit = Packed Pipe
The energy lost in the packed pipe by the water that flows through it is the same it took to pump the water into the tank:

```
energy = weight X h
weight = mass X g (g is gravitational acceleration)
mass = volume X density (let density = 1)
volume = Area X h
energy =(Area XhX 1) X g X h
```

Here, we are assuming the volume of water that flowed is equal to the volume of the big pipe whose cross sectional area is Area. Because the big pipe is h tall, its volume is Area X h. Suppose we want to see how much energy an amount of water of mass $m$ loses. We first find the energy lost per unit mass by dividing the above by the mass (Area XhX1):

## energy-per-unit-mass $=\mathbf{g X h}$




The energy from mass $m$ is then:

$$
\text { energy-m }=m \times \mathbf{g X h}
$$

Define V (short for voltage-across-thedevice) as ( $\mathbf{g} \times \mathbf{h}$ ):

$$
V=(\mathbf{g} \times \mathbf{h})
$$

The energy for mass $m$ is then,
energy-m = m X V

A packed pipe with water flowing through it has more pressure on the inlet side than the outlet side. (If it were the other way around, the flow would go backward.) The pressure drops along the pipe. At the inlet side, the pressure is just the total weight of the water in the big pipe pressing down divided by its area:

$$
\begin{aligned}
\text { pressure-h } & =(\text { Area } \times \mathrm{h} \times 1) \times \mathrm{g} / \text { Area } \\
& =\mathbf{g} \times \mathbf{h} \\
& =\mathrm{V}
\end{aligned}
$$

So, the voltage V is the same as the water pressure supplied by the source. Exit pressure is zero because the pump is pulling the water from that end of the pipe.

Suppose $\mathbf{k}$ units of water flow per second. The power loss in the device is,

$$
\begin{aligned}
\text { Power } & =\text { energy-per-unit-mass } X(\mathbf{k} / \text { sec }) \\
& =\mathbf{V} \times(\mathbf{k} / \mathbf{s e c})
\end{aligned}
$$

Current is $i$ and is equal to ( $\mathbf{k} / \mathrm{sec}$ ):

## Power = V X $\boldsymbol{i}$

Electrons and water molecules are equivalent. They just differ in their respective fields ( $\mathbf{E}$ and $\mathbf{g}$ ) and the properties those fields affect (charge and mass). Power loss is heat (mostly). Note that we have used $\mathbf{E}$ and $\mathbf{g}$ interchangeably, and applied electrical terminology to water.

Suppose our packed pipes can be modeled by Ohm's Law. Power loss is then proportional to the square of V. It can also be expressed as proportional to the square of $i$. (Both are shown at right.)

Note for unchanging $\mathbf{V}$, that as resistance $\mathbf{R}$ goes to 0 , the power loss goes to infinity. This is a short circuit. Before power loss actually goes to infinity, the heat will melt or vaporize the device. Of course, as R goes to infinity, nothing will flow, and no power is lost.


$$
\begin{aligned}
\text { power } & =i V \quad V=i R \\
& =i(i R)=i^{2} R
\end{aligned}
$$

$$
\begin{aligned}
\text { power } & =i V \quad i=V / R \\
& =(V / R) V=V^{2} / R
\end{aligned}
$$



Voltage Divider
At right are two devices connected in series: Between them is a section of empty pipe whose resistance is relatively close to zero (wire).

The pressure (voltage) across device 1 is the source voltage $\mathbf{V}_{s}$ minus the "output" voltage $\mathbf{V}_{\text {out }}$. The current exiting device has pressure $\mathbf{V}_{g}=0$. So, the voltage across device 2 is $V$ out.

The "output" of this system Vout depends on the two resistances, $\mathbf{R}_{1}$ and $\mathbf{R}_{2}$. The current $i$ is the same through both resistors.

Suppose $\mathbf{R}_{2}$ is nearly 0 (a resistance-less wire). The total voltage difference over both resistors is $\left(\mathbf{V}_{s}-\mathbf{V}_{g}\right)=$ $V_{s}$. The output voltage is the voltage difference across $\mathbf{R}_{2}$. Because $\mathbf{R}_{2}$ is about 0 (i.e., it has no packing, water passes through easily) 0 volts is almost all that is needed to move water through it. That is to say, no water pressure can build up on the inlet side of $\mathbf{R}_{2}$ because when it starts to build up, water flows through before any pressure can build up. The current $i$ is completely determined by $\mathbf{R} \mathbf{1}$.

In the other extreme, suppose $\mathbf{R}_{2}$ is nearly infinite (an open circuit or switch). No matter how much pressure there is, almost no current flows.

$$
i=\left(\mathbf{V}_{s}-\mathbf{V}_{g}\right) /\left(\mathbf{R}_{1}+\mathbf{R}_{2}\right)=\mathbf{V}_{s} /\left(\mathbf{R}_{1}+\mathbf{R}_{2}\right) \sim \mathbf{0}
$$

Pressure will build up as flow exits $\mathbf{R}_{\mathbf{1}}$ and gets stopped by $\mathbf{R}_{2}$. Water would flow through $\mathbf{R}_{2}$ if the pressure at one end were different from the pressure at the other end. But, no current flows. So, the pressure at both ends must be the same. That is, $V_{\text {out }}$ is the same as $\mathbf{V}_{s}$.

$$
\begin{aligned}
& \left(\mathbf{V}_{s}-\mathbf{V}_{\text {out }}\right)=i \mathbf{R}_{\mathbf{1}} \sim 0 \mathbf{R}_{\mathbf{1}}=\mathbf{0} \\
& V_{s} \sim V_{\text {out }}
\end{aligned}
$$


total voltage difference
is $\left(V_{s}-V_{g}\right)=V_{s}$
current is


$$
\begin{aligned}
i & =\left(V_{s}-V_{g}\right) /\left(R_{1}+R_{2}\right) \\
& \approx V_{s} / R_{2} \approx 0
\end{aligned}
$$

$$
\left(V_{s}-V_{\text {out }}\right)=i R_{1}
$$

$$
V_{s}-V_{\text {out }} \approx 0 \cdot R_{1}=0
$$

$$
V_{s} \approx V_{\text {out }}
$$

We need Signal-Restoring, Non-Linear Logic. Ohm's Law devices are LINEAR.
Suppose we had only linear devices (or something very nearly linear), then signal output has errors proportional to input errors.

Errors/noise :

Linearity:


$$
f\left(v+e_{\text {in }}\right)=k\left(v+e_{\text {in }}\right)+e_{\text {out }}=k v+k e_{\text {in }}+e_{\text {out }}
$$



Total error

$$
\begin{aligned}
f_{1}(i n)=f_{1}(v+e) & =k v+k e_{0}+e_{1} \\
& =(-1)(-1)+(-1) e_{0}+e_{1} \\
& =1-e_{0}+e_{1}
\end{aligned}
$$

$$
\begin{aligned}
f_{2}\left(f_{1}(i n)\right) & =f_{2}\left(1-e_{0}+e_{1}\right) \\
& =-1+e_{0}-e_{1}+e_{2}
\end{aligned}
$$

Suppose we connect 2 in series

( $v$ is nominal signal: $\pm 1$ )

The errors include signs = random walk with random size steps.
Errors independently random $\mathrm{w} /$ average $0==>$ variance increases $\mathrm{w} / \mathrm{k}$. Total error grows who bound!

Take random step (either in the -1 or +1 direction).
How far from 0 can you expect to be after k steps? About k^1/2 away. With probability 0 you will be at 0 , and error gets unboundedly large.

We must Reduce error at each stage ==> exponentially decreasing effect in later stages.

Non-Linear


after $k$ stages: $=1+\sum_{i=0}^{k}\left(\frac{1}{g}\right)^{i} e_{i} \underbrace{}_{\text {Randomly }} \pm$
and
if output error size is not too big,
Then
output after k stages never hits FORBIDDEN ZONE.
So, if we plan to have a circuit with long device chains, we must have non-linear devices w/ suitable response curves.

Do we plan to have long chains? YES:
(1) feedback in system,
(2) chained data operations: D1 ==> D2 ==> D3 ==> D4 ...
(3) 1 Billion devices per cpu

--- Non-linear response
--- Any voltage in allowed range will yield "clean" output.
--- Easy to prevent forbidden input voltage.
switch
closes,
varies for each device $\Rightarrow$ FORBIDDEN ZONE

## Solid state devices-Semiconductors



Phosphorous impurity:
e- leaves easily, becomes "hot" conduction-band e- .

Boron impurity:
"cold" valence-band e- arrives, leaves behind +valence "hole" which moves.

Holes and e-move in opposite directions, but current direction is same.

Easy e- flow from n-type to p-type, but reverse flow hard: "cold" valence-band e- need too much energy to become conduction band e-.

drain
source

$n$-type transistor


Just what we want: nice non-linear switch.



P-type (n-channel) transistor
Vgate $=0$ :
Vgate $=-$ Yd wit to base, pushes e- away from channel, leaves excess holes, current flows.
$\mathrm{R}=0$, conducting.
Vgate $=$ Yd:
Vgate $=0$ wrt to base channel is neutral only random thermal e- available for current flow.
$\mathrm{R}=$ infinity, not conducting



Lithography


Line Sizes

more transistors $\rightarrow$ more function $\rightarrow$ more usage $\rightarrow$ more sales $\rightarrow$ Same price
smaller features $\rightarrow$ More defects, lo wee die yield, but smaller die $\longrightarrow$ More's Law

## LC-3 Overview: Memory and Registers

Memory

- address space: $2^{16}$ locations (16-bit addresses)
- addressability: 16 bits


## Registers

- temporary storage, accessed in a single machine cycle
$>$ accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0-R7
$>$ each 16 bits wide
>how many bits to uniquely identify a register?
- other registers
> not directly addressable, but used by (and affected by) instructions
>PC (program counter), condition codes (PSR)


## LC-3 Overview: Instruction Set

## Opcodes

- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:

$$
>N=\text { negative, } Z=\text { zero, } P=\text { positive }(>0)
$$

## Data Types

- 16-bit 2's complement integer


## Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset


## Assembly Language



Assembler (Ic3as) Directives (to control the assembly process):
.orig: puts a load address into the .obj load-object file's header.
.end: tells assembler, this is the end of source code.
.blew: tells assembler, create $n$ blank words (all zeroes).
.fill: tells assembler, put these bits into a word.
.string: convert text to .FILL w/ one ascii code per word, NUL terminated.
The assembler produces machine code words:
--- ONE PER LINE expressing an LC3 instruction
--- ONE PER LINE where there is a .fill directive
--- n PER LINE where there is a .blk directive
The assembler also calculates offsets for us using symbols. Symbols stand for memory addresses (starting for the .orig address). Offsets are calculated by subtraction. Symbols refer to the next instruction's location.



main: LD R2, tablePTR LDR R1, R2, \#2
tablePTR:
.FILL table
table: .FILL x0000
.FILL x0001
.FILL x0002
"main" x0200
"tablePTR" x02F0
"table" xFF00

LEA (Immediate) 000001111

$\begin{array}{r}210 \\ -201 \\ \hline f\end{array}$

## Source Code

main: LEA R3, array
array: .BLKW 100

## Symbol Table

"main" x0200
"array" x0210

## Memory

0200: 1110011000001111
... ...
0210: ????
0211: ????


STATE DIAGRAM
Moore FSM
--- Output not a function of input
--- Output determined by state only

$$
\begin{aligned}
& 2^{6} \approx 64 \text { states } \\
& \rightarrow 64 \text { word ROM } \quad P C \leftarrow P C+1 \\
& \text { Vs } \leftarrow P 4 / 2 \text { word } R O M \text { Mealy } \\
& 2^{6+10^{2}}=64 k \text { FAM } \\
& \text { STATE } 10 \text { next-state }
\end{aligned}
$$



Source Code:
main: LEA R7, next
BRnzp foo
next: ADD R0, R1, \#11
...
foo: ADD R0, R1, \#10
UMP RT



RISC
eliminate 5 opcodes LD, LDL, ST, ST JSR/JSRR
eliminate JMP? change $B R \rightarrow B R R$ eliminate TRAP? change $B R \rightarrow B R R A$

Interrupts, Exceptions



Switching Super $\rightarrow$ User


SPMUX[1:0]

