


- 1. 1 cycle MIPS performance
- 3. general pipelining
- 8. MIPS pipe, LW
- 12. MIPS performance, piped vs non-piped
- 14. arrays, piped
- 15. hazards



## Single Cycle Processor Performance

- Functional unit delay
  - Memory: 200ps
  - ALU and adders: 200ps
  - Register file: 100 ps

$$PS = 10^{-12} \text{ sec}$$

$$\text{max. delay} = T_{\text{clock}}$$

$$\frac{1}{T_{\text{clock}}} = \frac{1}{0.8 \text{ ns}} = 1.25 \text{ GHz}$$

Instruction Class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	100	200		100	600
load	200	100	200	200	100	800
store	200	100	200	200		700
branch	200	100	200			500
jump	200					200

- CPU clock cycle = 800 ps = 0.8ns (1.25GHz)

C. Kozyrakis

EE109k Winter 2010 Lecture 9

34

what if we let clock trigger delay by opcode?

- Instruction Mix
  - 45% ALU
  - 25% loads
  - 10% stores
  - 15% branches
  - 5% jumps

Instruction Class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	100	200		100	600
load	200	100	200	200	100	800
store	200	100	200	200		700
branch	200	100	200			500
jump	200					200

- CPU clock cycle =  $0.6 \times 45\% + 0.8 \times 25\% + 0.7 \times 10\% + 0.5 \times 15\% + 0.2 \times 5\%$   
 $= 0.625 \text{ ns (1.6GHz)}$

$$ps \rightarrow 0.6 \text{ ns}$$

$$0.8$$

$$0.7$$

$$0.5$$

$$0.2$$

$$1.6 \text{ GHz}$$

what is speedup?  $S_{\text{new-old}} =$

# What's the

used

signal

- Problem?

- Each functional unit used once per cycle
- Most of the time it is sitting waiting for its turn
  - Well it is calculating all the time, but it is waiting for valid data
- There is no parallelism in this arrangement

functional unit

wait  
do


- Making instructions take more cycles can make machine faster!?!
  - Each instruction takes roughly the same time
    - While the CPI is much worse, the clock freq is much higher


- Overlap execution of multiple instructions at the same time
  - Different instructions will be active at the same time
- This is called "Pipelining"
- We will look at a 5 stage pipeline
  - Modern machines (Core 2) have order 15 cycles/instruction

CPI ↑ CR ↑

$$P_{\text{ref}} = \frac{n}{T} = \frac{n}{n \text{ CPI} (\frac{1}{\text{CR}})} = \uparrow \text{CR} / \text{CPI} \uparrow$$

## Sequential Laundry






izyrakis

39

What does Amdahl's Law say?

### Pipelining Lessons

throughput ↑




- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks operating simultaneously
- Max Potential speedup = Number pipe stages
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup

- IF: Instruction Fetch
  - Fetch the instruction from memory
  - Increment the PC
- RF/ID: Register Fetch and Instruction Decode
  - Fetch base register
- EX: Execute
  - Calculate base + sign-extended offset
- MEM: Memory
  - Read the data from the data memory
- WB: Write back
  - Write the results back to the register file

*lw (slowest instr.)*

*Pipe stages*



# Pipelining Load *lw*

- Load instruction takes 5 stages
  - Five independent functional units work on each stage
    - Each functional unit used only once
  - Another load can start as soon as 1<sup>st</sup> finishes IF stage
  - Each load still takes 5 cycles to complete
  - The *throughput*, however, is much higher



*each stage*

*busy*

*1 job exits per cycle*

$$\Rightarrow CPI = \frac{1 \text{ job}}{1 \text{ cycle}}$$


$$T_{\text{latency}} = 5 \text{ cycles}$$





op \$4, \$1, \$5

required delay before using written data.


op \$1, \$2, \$3




Positive edge-triggered FF:  
output changes on rising clock



**Execute**




$lw$   
Memory



IF



$lw$

Write Back




- Use a Main Control unit to generate signals during RF/ID Stage
  - Control signals for EX
    - (ExtOp, ALUSrc, ...) used 1 cycle later
  - Control signals for Mem
    - (MemWr, Branch) used 2 cycles later
  - Control signals for WB
    - (MemtoReg, MemWr) used 3 cycles later


use pipe regs for  
control signals; could  
also pass along OP  
field, decode as needed



# Implementing Control




Decoding: Combinational / uCode control signals (table lookup by opcode)



- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages

## Pipeline Performance



- MIPS ISA designed for pipelining

- All instructions are 32-bits

- Easier to fetch and decode in one cycle
  - c.f. x86: 1- to 17-byte instructions

LDI

- Few and regular instruction formats

- Can decode and read registers in one step

orthogonality

- Load/store addressing

- Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage

vs. 2 for misaligned  $\Rightarrow$  stall

- Alignment of memory operands

- Memory access takes only one cycle

## But Something Is Fishy Here


- If dividing it into 5 parts made the clock faster
    - And the effective CPI is still one if...
  - Then dividing it into 10 parts would make the clock even faster
    - And wouldn't the CPI still be one?
  - Then why not go to twenty cycles?
  - Really two issues
    - Some things really have to complete in a cycle
      - Find next PC from current PC
    - CPI is not really one
      - Sometimes you need the results a previous instruction that is not done
- cannot divide every operation*
- ↑  
the longer the pipeline, the more bubbles  
⇒ CPI ↑

## Can Pipelining Lead to an Arbitrary Short Clock Cycle?

---


- Min clock cycle = longest combinatorial delay + FF setup + clock skew
- Pipelining reduces the combinatorial delay
  - Less work per pipeline stage
  - Ideally,  $N$  stages reduce delay to  $1/N$
  - Best you can achieve is Clock cycle  $\geq$  FF setup + clock skew
    - Diminishing returns from ever longer pipelines...
- Imbalance between stages also reduces benefits from subdividing
- Even if you could continuously improve clock frequency  
↑ - Power consumption  $\propto$  Frequency ↑

# Dependencies and Hazards


- Hazards: situations that prevent starting the next instruction in the next cycle
    - Wasted cycles**, CPI > 1
  - Hazards are due to dependencies between instructions
    - Two instructions share resources or data
    - Pipelining may lead to overlapping their execution
  - Types of hazards
    - Structural Hazard** (resource conflict)
      - Two instructions need to use the same piece of hardware
    - Data Hazard**
      - Instruction depends on result of instruction still in the pipeline
    - Control Hazard**
      - Instruction fetch depends on the result of instruction in pipeline
- $LC3's$     $LDI$   
 2 refs to data memory  
 → can't send  
 $lw, lw, e.g.$
- BR
- 

- Simple example: MIPS pipeline with a single unified memory
    - No separate instruction & data memories
    - Load/store requires data access
    - Instruction fetch would have to stall for that cycle
      - Would cause a pipeline "bubble"
    - Also used for units that are not fully pipelined (mult, div)
- STRUCTURAL HAZARD**

- Consider a load followed immediately by an ALU operation
  - Register file only has a single write port
  - But need to write the results of the ALU and the memory back



- Delay R-type register write by one cycle → don't short-circuit
  - Does this increase the CPI of instruction?
  - What is the cost?



C. Kozyrakis

EE 108b - Winter 2010 - Lecture 9

13

delay writing

## Data Dependencies *sequential consistency*

- Data dependencies for instruction  $j$  following instruction  $i$

- Read after Write (RAW) (true dependence)

- Instruction  $j$  tries to read before instruction  $i$  tries to write it

- Write after Write (WAW) (output dependence)

- Instruction  $j$  tries to write an operand before  $i$  writes its value

- Write after Read (WAR) (anti dependence)

- Instruction  $j$  tries to write a destination before it is read by  $i$

- No such thing as a Read after Read (RAR) hazard since there is never a problem reading twice


*Cannot re-order effects of operations!*

- Dependencies are a property of your program (always there)
- Dependencies may lead to hazards on a specific pipeline


## RAW Hazard Example

Could we possibly send data from pipeline stage to stage?

- Dependencies backwards in time are hazards



- Eliminate reverse time dependency by stalling



- How can we delay the 2<sup>nd</sup> instruction?

- Compiler insert independent

- NOP example: or \$0, \$0, \$0

**But**

- But • Disadvantage: pipeline-specific binary program


- Disadvantage: pipeline-specific

- Hardware inserts NOPs as needed

- AKA: pipeline interlocks

- Advantage: **correct** op

- Disadvantage: may miss some optimization opportunities



- Stalls can have a significant effect on performance
- Consider the following case

- The ideal CPI of the machine is 1
- A RAW hazard causes a 3 cycle stall

- If 40% of the instructions cause a stall?
- The new effective CPI is  $1 + 3 \times 0.4 = 2.2$
- And the real % is probably higher than 40%
- You get less than  $\frac{1}{2}$  the desired performance!

$$\begin{aligned}
 & 60\% \text{ (1 cycle)} + 40\% \text{ (1+3 cycles)} \\
 & = (1 \text{ cycle})(60\% + 40\%) + (40\%)(3 \text{ cycles}) \\
 & = 2.2 \quad \Rightarrow S' \rightarrow \frac{1}{2}
 \end{aligned}$$

*added Logic*

## How to Stall the Pipeline OR How to Insert a NOP or Bubble


- You discover the need to stall when 2<sup>nd</sup> instruction is in ID stage
  - Idea: repeat its ID stage until hazard resolved; let all instructions ahead of it move forward; stall all instructions behind it

1. Force control values in ID/EX register a NOP instruction
  - As if you fetched or \$0, \$0, \$0
  - When it propagates to EX, MEM and WB on following cycles, nothing will happen (nop = no-operation)
2. Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again



$R\phi = \$\phi$  is always  $= \emptyset$

reg file register


- We can allow data to flow through register file
  - If you read a register when it is being written, you get new value
  - Or assume write during 1st  $\frac{1}{2}$  of cycle, read during 2nd  $\frac{1}{2}$
  - Now you stall only 2 cycles





- “Forward” the data to the appropriate unit



- Data is not available yet to be forwarded



- A pipeline interlock checks and stops the *instruction issue*




b. With forwarding  
 - Compare fields (*Rs*, *Rt* vs *Rd*)  
 - set muxes

*Rs*, *Rt*

Forwarding Paths

cycle:



lw \$1



sub \$1

and  
detect hazard)



as if nop was fetched


lw \$1




nop



sub \$1



and




stalled for 1 cycle

## Load Delay

Bypassing can't fix the problem with ADD since the data simply isn't available! We have to add some pipeline interlock hardware to stall ADD's execution.


1<sup>st</sup>  
2<sup>nd</sup>  
3<sup>rd</sup>

LD (r1, 0, r4)  
ADD (r1, r4, r5)  
XOR (r3, r4, r6)



If the compiler knows about a machine's load delay, it can often rearrange code sequences to eliminate such hazards. Many compilers provide machine-specific instruction scheduling. → binary arch. dependent?

multiple feedback at once?



Feedback paths to ALU go to both inputs.

Hazard detection sets MUXes: Opcode needed in pipe stage registers for detection.

