

## Motivation #2: Memory Management for Multiple Programs

- At any point in time, a computer may be running multiple programs processes/jobs/tasks
	- E.g., Firefox + Thunderbird
	- See discussion on processes in following **lectures**
- Questions:
	- How do we avoid address conflicts?
	- How do we protect programs from each other?
	- How do westerded memory between multiple programs?
		- Isolation and selective sharing





- New terms
	- $-$  (VM block) is called a "page"
		- The unit of data moving between disk and DRAM
		- It is larger than a cache block (e.g., 4KB or 16KB)
		- Virtual and physical address spaces are divided into virtual pages and physical pages (e.g., contiguous chunks of 4KB)

# VM miss s called a "page fault"

• More on this later

Just like cache blocks But, much bigger offset



#### A System with Physical Memory Only



Addresses generated by the CPU point directly to bytes in physical memory

## A System with Virtual Memory



## Locating an Object in a "Cache" (cont.)



### Does VM Satisfy Original Motivations?



## Answer: Yes using Separate Address Spaces Per Program

- Each program has its own virtual address space and own page table
	- Addresses 0x400000 from different programs can map to different locations or same location as desired
	- OS control how virtual pages as assigned to physical memory



I'v got page table **issues** 

--- **Where** are the page tables, physically?

===> **memory? SRAM? Hardware?**

--- If in memory, **how many memory accesses** to read one data item (ignore cache)?

--- If page tables are **read/write**

===> **Can my program rewrite your page table (or my own, accidentally)?**

--- If page tables are **not read/write**, how do they get pointer values?

 ===> **Need protection bits per page**: **Kernel Mode 0: R/W**, **User Mode 1: no R/W** ===> Where do protection bits go? How are they accessed?

--- It's nice to **share** memory, but **why bother**?

 ===> **Principle of interleaving**: long latency task? Go find other work to do.  $==$  OS has work to do, too.

--- What about I/O?

===> Is that done using virtual addresses? **Memory mapped I/O device registers**?

--- Speaking of I/O, what about long, slow **I/O for disk blocks (pages)?**



Protection through Access Permissions

add more bits to Page Teble Entry (PTE)

2<sup>18</sup> frames @ 4kB





Bigger space?  $b^4 - b^4 = 2^{a-20} \cdot 2^{30} \cdot 16 = (166)68$ 

### **Translation: Process**



PTBR holds physical address of PT for fast access.



not instruction execution.)



## **TIB** Entries

The TLB is a cache for page table entries (PTE)



### **TLB Case Study:** MIPS R2000/R3000

- Consider the MIPS R2000/R3000 processors - Addresses are 32 bits with 4 KB pages (12 bit offset) - TLB has 64 entries, fully associative bit - Each entry is 64 bits wide: TA6 20 20 B 1 Virtual Page PID 0 Physical Page N D <u>ढ।ग</u> **Process ID PID** memory mapped I/O:<br>always goto<br>mem-io bus,<br>not coche. Do not cache memory address Ν Dirty bit D V Valid bit Global (valid regardless of PID) G shared page, OS, library, ... TLB Misses  $\rightarrow$  TLB exception handler Read PT, get PTE If page is in memory and retry instruction - Load the PTE to TLB - Could be handled in hardware • Can get complex for more complicated page table structures  $-$  Or in software • Raise a special exception, with optimized handler • This is what MIPS does using a special vectored interrupt
- If page is not in memory (page fault)
	- Load PTE to TLB - OS handles fetching the page and updating the page table
	- Then restart the faulting instruction

## **TLB & Memory Hierarchies**

- Once address is translated, it used to access memory hierarchy
	- A hierarchy of caches (L1, L2, etc)







### **Multiple Page Sizes**



## **Final Page Table Problem: Its Size**



## **Solution: Multi-Level Page Tables**



## Real Example: Intel P6

- Internal Designation for Successor to Pentium  $\bullet$ 
	- Which had internal designation P5
	- **Fundamentally Different from Pentium** 
		- Out-of-order, superscalar operation
		- Designed to handle server applications
			- Requires high performance memory system
- **Resulting Processors**  $\bullet$ 
	- PentiumPro 200 MHz (1996)
	- Pentium II (1997)
		- Incorporated MMX instructions
		- L2 cache on same chip
	- $-$  Pentium III (1999)
		- Incorporated Streaming SIMD Extensions
	- $-$  Pentium M 1.6 GHz (2003)
		- Low power for mobile

**Adapted from Computer Systems: APP** 

- The base for Intel Core and Core 2

**Bryant and O'Halloraon** 

## P6 memory system





P6 page directory entry (PDE) one 32-bit Word



A: accessed (set by MMU on reads and writes)

CD: cache disabled or enabled

WT: write-through or write-back cache policy for this page

U/S: user/supervisor

R/W: read/write

 $P$ : page is present in physical memory (1) or not (0)



Available for OS (page location in secondary storage)

0  $P=0$ 







• Case 0/1: page table Introduces consistency

- potentially every page out requires update of
- $-$  if a page table is swapped out, then swap
	- out its data pages too.

OS Action:

- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to physical page
- Restart faulting instruction by returning from exception handler.

#### Read PT page from disk;

Read PDE, find PT disk address; **Restart:** (after restart: becomes Case 1/1)



**Page fault for PT as in case 0/1; Restart; (after restart, becomes Case 1/0)**



E.G. Simple DM cache

- ---Use part of virtual address as **tag (Page No. + or - some bits)**
- ---Use other bits for **index** into cache **(remainder is block offset)**
- --- Include **PID**, Accessed and Dirty bits, etc., in cache
- --- Only **translate on misses**
- --- L2 is a physical cache





Shared page PT1: Mapped from V-Page x1234 PT2: Mapped from V-Page xFFFF Both Map to frame x5678 (Cache data blocks are pages)



# Solution Za



 $index$ CMAR 1234  $46$ ts TAG



#### INCREASE ASSOCIATIVITY

- 1. Fixed Cache Size
- ---- fewer index bits
- ---- more tag bits
- 2. Increase Cache Size
- ---- same index bits
- ---- same tag bits





Segment Reg offset Reg

physical address

Seg Regs

 $c<sub>s</sub>$ 

MAR

mem

 $CODE$ 



**Originally** 

No limit checking ---- can overrun segment

No protection ----- can write segment registers

Segment registers implicit ----- instruction fetch: uses CS ----- data access: uses DS ----- stack operation: uses SS

Programmer's perspective: ---- Segments address from 0 ---- Offset is address



Also:



Seg Selects CS, DS, SS can be written (change segments like original). Descriptor table is OS controlled.

Also available in IA-32 (x86)

- ---- Paging mode (2-level and 3-level)
- ---- "Real" mode (acts like original)
- ---- Paged Segments (paging + segmentation: Segment Descriptor points to Page Directory)



- --- Guest has same ISA as HW
- --- Each VM has its own OS manages its own resources

Some advantages

- --- Monitor-1 and Monitor-2 present identical virtual machines to guests
- --- Guest migration is possible: uptime, bulk efficiencies
- --- Multiple guests share pool of computing resources
- --- Isolation between guests (?)
- --- HW architecture can be different between hosts (degree?)
- --- Run legacy apps on legacy VM.
- --- Guest OS configuration specific to guest's apps.

OR

Binary translation (static or runtime): --- Replace problematic instructions

OR

New hardware modes of execution.



 $Hw$  Platform  $1 \neq Hw$  Platform



#### METHODS

#### **vmkernel:**

- --- boot loader
- --- x86 abstraction
- --- IO stacks (storage, network)
- --- memory scheduler
- --- cpu scheduler

**VMM** (vmkernel priviledged process):

- --- Trapping, translation
- --- one per VM

 $OS/2$ Win 7 **BSD** Linux **VMM VMM VMM VMM** vmkernel

Figure 1: The ESX hypervisor: one vmkernel per host, and one VMM per virtual machine.

The Evolution of an x86 Virtual Machine Monitor from

Ole Agesen, Alex Garthwaite, Jeffrey Sheldon, Pratap Subrahmanyam

VMWare

- Server Version

For example, VMware's vSphere ESX hypervisor is comprised of the *umkernel* and a VMM. The vmkernel contains a boot loader, an x86 hardware abstraction layer, I/O stacks for storage and networking, as well as memory and CPU schedulers. To run a VM, the vmkernel loads the VMM, which encapsulates the details of virtualizing the x86 architecture, including all 16 and 32 bit legacy modes as well as 64 bit long mode. The VM executes directly on top of the VMM, touching the hypervisor only through the VMM surface area







### I/O Virtualization

- $\Box$  Issue: lots of I/O devices
- $\Box$  Problem: Writing device drivers for all I/O device in the VMM layer is not a feasible option
- $\Box$  Insight: Device driver already written for popular Operating Systems
- $\Box$  Solution: Present *virtual* I/O devices to *guest* VMs and channel I/O requests to a trusted host VM running popular OS





--- can't run original OS binaries  $==$ > keeping up w/ the Joneses?



G-OS: page fault, context switches, 100s of cycles VMM: examine G-PT (find G-PA), 100s of cycles VMM: find H-Phys-Addr, 100s of cycles VMM: allocate/fill shadow PT 100s of cycles

> we must examine what happens when the guest accesses a particular gVA. First, the memory access causes a page fault (several hundred cycles in the circa 2002 processors). Then, the VMM walks the guest's page tables in software to determine the gPA backing that gVA (again costing a few hundred cycles). Next, the VMM determines the hPA that backs that gPA. Often, this step is fast, but upon first touch it requires the host OS to allocate a backing page. Finally, the VMM allocates a shadow page table for the mapping and wires it into the shadow page table tree. The page fault and the subsequent shadow page table update are analogous to a normal TLB fill in that they are invisible to the guest,



