

Motivation #2: Memory Management for Multiple Programs

- At any point in time, a computer may be running multiple programs processes / jobs / tas ks
 E.g., Firefox + Thunderbird
 See discussion on processes in following
 - See discussion on processes in following lectures
- Questions:
 - How do we avoid address conflicts?
 - How do we protect programs from each other?
 - How do weishare memory between multiple programs?
 - Isolation and selective sharing





- New terms
 - VM block is called a "page"
 - The unit of data moving between disk and DRAM
 - It is larger than a cache block (e.g., 4KB or 16KB)
 - Virtual and physical address spaces are divided into virtual pages and physical pages (e.g., contiguous chunks of 4KB)

- VM miss is called a "page fault"

• More on this later

Just like cache blocks But, much bigger offset

64B (16 32-bit words) 6-bit Page/Block number offset MAR 12-bit 4kB (1k 32-bit words)

A System with Physical Memory Only



Addresses generated by the CPU point directly to bytes in physical memory

A System with Virtual Memory



Locating an Object in a "Cache" (cont.)



Does VM Satisfy Original Motivations?



Answer: Yes using Separate Address Spaces Per Program

- Each program has its own virtual address space and own page table
 - Addresses 0x400000 from different programs can map to different locations
 or same location as desired
 - OS control how virtual pages as assigned to physical memory



I'v got page table **issues**

--- Where are the page tables, physically?

===> memory? SRAM? Hardware?

--- If in memory, how many memory accesses to read one data item (ignore cache)?

--- If page tables are read/write

===> Can my program rewrite your page table (or my own, accidentally)?

--- If page tables are not read/write, how do they get pointer values?

===> Need protection bits per page: Kernel Mode 0: R/W, User Mode 1: no R/W ===> Where do protection bits go? How are they accessed?

--- It's nice to share memory, but why bother?

```
===> Principle of interleaving: long latency task? Go find other work to do.
===> OS has work to do, too.
```

--- What about I/O?

===> Is that done using virtual addresses? Memory mapped I/O device registers?

--- Speaking of I/O, what about long, slow I/O for disk blocks (pages)?



Protection through Access Permissions

add more bits to Page Table Entry (PTE)





Physical page sometimes called a frame

18-bit Physical frame number

218 Frames @ 4kB

Physical address

30-bit

Bigger space? 64-bit => 2⁶⁴ = 2³⁰·2³⁰·16 = (166)6B

Translation: Process



PTBR holds physical address of PT for fast access.



not instruction execution.)



TLB Entries

The TLB is a cache for page table entries (PTE)



TLB Case Study: MIPS R2000/R3000

- Consider the MIPS R2000/R3000 processors Addresses are 32 bits with 4 KB pages (12 bit offset) - TLB has 64 entries, fully associative bit - Each entry is 64 bits wide: TAG 20 20 6 1 Virtual Page PID 0 Physical Page N D G 0 Process ID PID memory mapped I/O: always go to mem-io bus, not coche. Do not cache memory address Ν D Dirty bit V Valid bit G Global (valid regardless of PID) shared page, OS, library, ... TLB Misses -> TLB exception handler Read PT, get PTE If page is in memory and retry instruction - Load the PTE to TLB Could be handled in hardware Can get complex for more complicated page table structures - Or in software Raise a special exception, with optimized handler · This is what MIPS does using a special vectored interrupt
 - If page is not in memory (page fault)
 - OS handles fetching the page and updating the page table Load PTE to TLB
 - Then restart the faulting instruction

TLB & Memory Hierarchies

- Once address is translated, it used to access memory hierarchy
 - A hierarchy of caches (L1, L2, etc)







Multiple Page Sizes



Final Page Table Problem: Its Size

•	Page table size is proportional to size of address space $2^{N} \rightarrow N$ -bit address
•	 Example: Intel 80x86 Page Tables Virtual addresses are 32 bits pages are 4 KB m = 12 Total number of pages 2³²/2¹² = 1 Million 2³²⁻¹² 2²⁰ = 2^{N-m} entries Page Table Entry (PTE) are 46 20 bit Frame address, dirty bit, accessed bit, valid bit, access bits Total page table size is therefore 2²⁰ × 4 bytes = 4 MB But, only a small fraction of those pages are actually used!
•	Why is this a problem? - The page table must be resident in memory (why?) - What happens for the 64-bit version of x86? - What about running multiple programs? $2^{N-m} = 2^{64-12} = 2^{52}$ entries $(2^{20})(2^{30}) = (M)(G)$ entries !

Solution: Multi-Level Page Tables



Real Example: Intel P6

- Internal Designation for Successor to Pentium
 - Which had internal designation P5
 - Fundamentally Different from Pentium
 - Out-of-order, superscalar operation
 - Designed to handle server applications
 - Requires high performance memory system
- Resulting Processors
 - PentiumPro 200 MHz (1996)
 - Pentium II (1997)
 - Incorporated MMX instructions
 - L2 cache on same chip
 - Pentium III (1999)
 - Incorporated Streaming SIMD Extensions
 - Pentium M 1.6 GHz (2003)
 - Low power for mobile

Adapted from Computer Systems: APP

The base for Intel Core and Core 2

Bryant and O'Halloraon

P6 memory system





P6 page directory entry (PDE) one 32-bit Word



3112	2 11	9	8	7	6	5	4	3	2	1	0	-	
Page physical base address	Avail		G	0	D	Α	CD	wт	U/S	R/W	P=1	if	P= 1
Right zero extended to 3	32 bits			٦ P	age	size n	ot use	1;					

Page base address: 20 most significant bits of physical page address (forces pages to be 4 KB aligned)

Avail: available for system programmers

G: global page (don't evict from TLB on task switch)

D: dirty (set by MMU on writes)

A: accessed (set by MMU on reads and writes)

CD: cache disabled or enabled

WT: write-through or write-back cache policy for this page

U/S: user/supervisor

R/W: read/write

P: page is present in physical memory (1) or not (0)

31

Available for OS (page location in secondary storage)

1 0 P=0







OS Action:

- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to physical page
- Restart faulting instruction by returning from exception
 handler.

Read PDE, find PT disk address; Restart; (after restart: becomes Case 1/1)

Read PT page from disk;



Page fault for PT as in case 0/1; Restart; (after restart, becomes Case 1/0)



E.G. Simple DM cache

- ---Use part of virtual address as tag (Page No. + or - some bits)
- ---Use other bits for index into cache (remainder is block offset)
- --- Include PID, Accessed and Dirty bits, etc., in cache
- --- Only translate on misses
- --- L2 is a physical cache





Shared page PT1: Mapped from V-Page x1234 PT2: Mapped from V-Page xFFFF Both Map to frame x5678 (Cache data blocks are pages)



Solution 2a



CMAR 1234 567 6 TAG 4 6its



INCREASE ASSOCIATIVITY

- 1. Fixed Cache Size
- ---- fewer index bits
- ---- more tag bits
- 2. Increase Cache Size
- ---- same index bits
- ---- same tag bits





Segment Reg offset Reg



Originally

No limit checking ---- can overrun segment

No protection ----- can write segment registers

Segment registers implicit ----- instruction fetch: uses CS ----- data access: ----- stack operation: uses SS

Programmer's perspective:

---- Segments address from 0

---- Offset is address





seg Registers

LIMIT BA

PID, R/W, ...

Mem

Segmen

---- "conforming" ==> change mode

C S

DS

SS

---- 8k segments @ 4GB

Flat Addressing:

in Seg Reg

Too Slow:

Also:

---- set all Descriptors:

- ---- BASE == x00000000
- ---- LIMIT == xFFFFFFF
- ---- 1-to-1 w/ 32-bit MAR

Seg Selects CS, DS, SS can be written (change segments like original). Descriptor table is OS controlled.

Also available in IA-32 (x86)

- ---- Paging mode (2-level and 3-level)
- ---- "Real" mode (acts like original)
- ---- Paged Segments (paging + segmentation: Segment Descriptor points to Page Directory)

- --- Guest has same ISA as HW
- --- Each VM has its own OS manages its own resources

Some advantages

- --- Monitor-1 and Monitor-2 present identical virtual machines to guests
- --- Guest migration is possible: uptime, bulk efficiencies
- --- Multiple guests share pool of computing resources
- --- Isolation between guests (?)
- --- HW architecture can be different between hosts (degree?)
- --- Run legacy apps on legacy VM.
- --- Guest OS configuration specific to guest's apps.

Binary translation (static or runtime): --- Replace problematic instructions

OR

New hardware modes of execution.

HW Platform 1 ≠ HW Platform Monitor 1 Guest

METHODS

vmkernel:

- --- boot loader
- --- x86 abstraction
- --- IO stacks (storage, network)
- --- memory scheduler
- --- cpu scheduler

VMM (vmkernel priviledged process):

- --- Trapping, translation
- --- one per VM

 Linux
 OS/2
 Win 7
 BSD

 VMM
 VMM
 VMM
 VMM

 vmkernel
 VMK
 VMM

Figure 1: The ESX hypervisor: one vmkernel per host, and one VMM per virtual machine.

from The Evolution of an x86 Virtual Machine Monitor

Ole Agesen, Alex Garthwaite, Jeffrey Sheldon, Pratap Subrahmanyam

VMWare

- Server Version

For example, VMware's vSphere ESX hypervisor is comprised of the *vmkernel* and a VMM. The vmkernel contains a boot loader, an x86 hardware abstraction layer, I/O stacks for storage and networking, as well as memory and CPU schedulers. To run a VM, the vmkernel loads the VMM, which encapsulates the details of virtualizing the x86 architecture, including all 16 and 32 bit legacy modes as well as 64 bit long mode. The VM executes directly on top of the VMM, touching the hypervisor only through the VMM surface area.

guest application	guest application	guest application							
guest operating system									
virtual-machine monitor (VMM) host operating system									
									host hardware

I/O Virtualization

- $\hfill\square$ Issue: lots of I/O devices
- Problem: Writing device drivers for all I/O device in the VMM layer is not a feasible option
- Insight: Device driver already written for popular Operating Systems
- □ Solution: Present *virtual* I/O devices to *guest* VMs and channel I/O requests to a trusted *host* VM running popular OS

--- can't run original OS binaries ===> keeping up w/ the Joneses?

G-OS: page fault, context switches, 100s of cycles VMM: examine G-PT (find G-PA), 100s of cycles VMM: find H-Phys-Addr, 100s of cycles VMM: allocate/fill shadow PT 100s of cycles

> we must examine what happens when the guest accesses a particular gVA. First, the memory access causes a page fault (several hundred cycles in the circa 2002 processors). Then, the VMM walks the guest's page tables in software to determine the gPA backing that gVA (again costing a few hundred cycles). Next, the VMM determines the hPA that backs that gPA. Often, this step is fast, but upon first touch it requires the host OS to allocate a backing page. Finally, the VMM allocates a shadow page table for the mapping and wires it into the shadow page table tree. The page fault and the subsequent shadow page table update are analogous to a normal TLB fill in that they are invisible to the guest.

