In C, mulit-dimensional arrays are stored in row-major order: elements in a particular row are adjacent in memory. For example, given the declaration for an (n+1)-row by (m+1)-column array, "int A[n+1][m+1]", the array is layed out in memory as follows (lower memory addresses to the left),

A[0][0], A[0][1], ... A[0][m], A[1][0], A[1][1], ..., A[1][m], ..., A[n][0], A[n][1], ..., A[n][m]

That is, "A[k]" is a reference to a linear array of m+1 elements. Here is some C code:

int A[8000][8000], B[8000][8000], x, y; for (x = 0; x < 8000; x++) {

```
for (y = 0; y < 8; y++) {
A[x][y] = B[y][0] + A[y][x];
}
```

Q. Suppose we have 16B cache blocks and INT word size is 32-bit. How many words per cache line?

Q. How many cache blocks are needed to hold all data items referenced on the LHS in the inner loop?

Q. What items are referenced by the second term on the RHS? How many blocks needed? For a cache to hold all the items referenced, how many blocks would it need to store at once?

Second RHS term is A[y][x]. for x=0, $y=0 \rightarrow 7$, the references are $A[o][o], A[i][o], A[i][o], \cdots A[i][o]$ for x=1, y=0-7, the references are $A[0][1], A[1][1], A[2][1], \cdots A[7][1]$ for X = 8000-1 $A[o][x], A[i][x], A[2][x], \cdots A[7][x]$ Rearranging by columns, $A[o][x] for x \in [0, 8000)$ $A[1][x] for x \in [0, 8000)$ A[7][x] for $x \in [0, 8000)$ These are the first 8 entire rows. (But the first 8 words in each now were already counted on the LHS.) Each now is 8,000 contiguous words: 2,000 blocks per now, 8 rows, gives 16,000 blocks. The overlap is 8 words x 8 rows => 2 blocks x 8 rows => 16,000-16 blocks. Total = 8+2×16,000-16 blocks Q. In the above code, which memory references have temporal locality? Which have spatial locality? The references B[y][0] for y= 0 >7, while not spatially local, are accessed every iteration of the outer loop: temporal locality. Variables x and y are also accessed repectedly, showing tempinal locality. For any x, the references A[x][0], ..., A[x][7] are spatially local, but being accessed only once, are not temporally local. These are the first 8 columns of A. The first 8 rows of A, A [y][x] have spatial locality only.

Following is a sequence of word-sized memory references (32-bit addresses, 32-bit words, word-addressability). Only the lower 16 bits of each address is shown: assume the upper 16 bits are 0x0040.

0x0001, 0x0134, 0x0212, 0x0001, 0x0135, 0x0213, 0x0162, 0x0161, 0x0002, 0x0044, 0x0041, 0x0221

Suppose we have the choice of either of three direct-mapped cache designs:

- (C1) 8 1-word blocks, miss penalty = 25 cycles, hit access time = 2 cycles.
- (C2) 4 2-word blocks, miss penalty = 25 cycles, hit access time = 3 cycles.
- (C3) 2 4-word blocks, miss penalty = 25 cycles, hit access time = 5 cycles.

Q. For each cache, show which references are cache hits and which are misses for a system using that cache. What is the total number of words transmitted between cache and memory?



Q. What is the total access time in cycles for a system using each these caches? Which is better?

Suppose a direct-mapped cache uses its address bits in the following way:

ADDRESS[31:10] ADDRESS[9:4] ADDRESS[3:0] tag index offset

The memory is byte-addressable.

Q. What is the cache block size in 32b words? How many entries does the cache have (that is, how many cache blocks does the cache hold)?

4-bit offset => 16B cache block
$$\left(\frac{326}{4B}^{\text{Word}}\right) = 4 \text{Word block}$$

6-bit index => 2° entries = 64 entries

Q. In total, how many data bits does the cache hold (assuming all entries are valid)? In total, how many bits of storage does the cache require? What is the VLSI area overhead with respect to the storage area for data bits?

Total data bits = 64 entries
$$\left(\frac{1 \text{ block}}{\text{entry}}\right)\left(\frac{4 \text{ W}}{\text{block}}\right) = 2^8 \text{ W}\left(\frac{2^5 \text{ b}}{\text{W}}\right) = 2^{13} \text{ b} = 2^3 \times 2^{10} \text{ b} = 8 \text{ k b}$$

bits per line = $(4 \text{ data W}) + (22 \text{ tag bits}) + (1 \text{ valid bit}) = 128 + 23 = 151$
Total bits = 64×151 = 9664 bits . overhead = $\frac{64 \cdot 23 \text{ bits}}{8 \text{ k bits}} = \frac{1472}{8 \text{ k}} \approx 18 \frac{7}{6}$

Q. Suppose we alter the cache to be 8-way set associative without changing its overall size or the size of its cache block. Show the usage of address bits.

8-way => 8 blocks per set =>
$$\binom{8 \text{ blocks}}{5e7} \binom{4W}{block} \binom{4B}{W} = 128 \text{ B/set}$$

 $\binom{8 \text{ bit data}}{cache} \binom{1B}{8 \text{ bits}} = 1 \text{ kB data} \implies 1 \text{ kB data} \binom{1 \text{ set}}{128 \text{ B data}} = \frac{2^{10}}{27} \text{ sets} = 2^3 \text{ sets}$
 $=7 3 \text{ bit index}$
 $\frac{25}{Tag} \frac{10}{10 \text{ ex}} \frac{25}{0 \text{ offset}} \implies W \text{ block}}{W \text{ block}} \implies 16 \text{ B/block} \implies 4-\text{bit offset}} \implies \frac{16 \text{ B block}}{4 \text{ W block}} \implies 2-\text{bit B} = 2-\text{bit W}$

Our L1 cache is (write-back, allocate), our L2 cache is (write-through, no-allocate). Both have their own write buffers. L1's write buffer simply passes its writes on to L2 as writes. Since L2 is write-through with a write buffer, it is alternatively called "write-behind". Both use the same block sizes. L1 is 4-way set associative; L2 is 8-way set associative.

Q. Write a cache-controller algorithm for handling an L1 write miss. A cache controller is a finite-state machine, which can be specified as an algorithm. Both L1 and L2 have separate controllers that communicate via signals (R/W request, Ready, Address, Data, ...) This algorithm for a write miss would be the specification for a combination of the write-miss portion of the L1 controller and part of the L2 controller.



Suppose program P has the following behavior per 1000 instructions executed: data reads = 180, data writes = 120. Suppose P running on system S has 0.2% instruction cache misses and 2% data cache misses. S executes one instruction per cycle, except for memory stalls. All instruction and data accesses are 32b words, and cache blocks are 16B.

Q. If S has a (write-through, allocate)-cache without write buffering, what minimum memory bandwidth (bytes per cycle) is needed to guarantee S has an overall CPI of 2? If S's clock rate is 2 GHz, what is the required memory bandwidth in B/sec?

Bosume we can ignore cache access overhead and only consider memory access shall
time. Each write requires we cycles to complete and consists of a single 4/B
world. Total write cycles par 1000 instructions is,
120 (data writes)
$$\left(\frac{4B}{W^{(1)}}\right)^{(W)} \left(\frac{W}{B}\right)^{(W)} \left(\frac{W}$$

Q. Suppose S is modified to have write buffering. Can this change the required minimum memory bandwidth to get an average CPI = 2?

Total truffic to memory does not change. However, total execution time will be affected: memory writes will not cause processor stalls. As we do not stall the processor for writes, there will be more instructions executed per sec. While the total memory traffic is the same, the write traffic can be overlapped with instruction execution time. Provided we can get all the writes done in that time, our only concern is gitting the reads done fast enough to get CPI = 2. Without the 480 B (w cycles/B) write stall cycles, we have

$$\overline{CPI} = \frac{1000 \text{ instr. exec}\left(\frac{104cl_{B}}{exec}\right) + 128 B\left(\frac{w}{B}\right)}{1000 \text{ instr.}} = 2\left(\frac{cycl_{B}}{instr.}\right) \qquad W = \frac{1000}{128}\left(\frac{cycl_{B}}{B}\right)$$

or
$$(0.128 \text{ B/cycle}) \Rightarrow \text{Bandwindth} = (0.128 \text{ B/cycle})(2G \frac{\text{cycle}}{\text{sec}}) = 0.256 \times 10^9 \text{ B/sec}$$

 $\approx \frac{1}{7} \text{ GB/sec} = 250 \text{ MB/sec}$

We just need to check that the writes can be done fast enough. The time we have to do writes is,

000 instr. exec.
$$\left(\frac{1}{2} \operatorname{cych}\right) \left(\frac{1}{2} \operatorname{cych}\right) = \frac{500}{16} \operatorname{sec}$$

We have to write 480 B in that time,

$$Bandwidth = \frac{(480 B)}{\left(\frac{500}{1G}\right)} \text{ sec } = \left(\frac{480}{500}\right) G B_{sec} \approx 1 GB_{sec}$$

Unfortunately, in this case, the memory bandwidth requirement cannot be referred much (~20% decrease). However, the performance increase is,

$$\int = \frac{T_{w/o} \text{ buffer}}{T_{w/o} \text{ buffer}} = \frac{1000 (cycle) (\frac{1 \text{ sec}}{26 \text{ cycle}}) + 608 \text{ B} (\frac{1 \text{ sec}}{68})}{1000 (cycle) (\frac{1 \text{ sec}}{26 \text{ cycle}}) + 128 \text{ B} (\frac{1 \text{ sec}}{68})}$$
$$= \frac{500 + 608}{500 + 128} = \frac{1108}{628} \Rightarrow \text{ about } 75\% \text{ faster}$$

Q. Suppose system S2 has a (write-back, allocate)-cache with write buffering. Assume 30% of evicted cache blocks are dirty (modified). For the same program P and miss rates, what memory bandwidth is needed to achieve an average CPI of 2?

The total number of wide instructions in 120 per 1000 instr. This is the maximum number of cache blocks possibility modified, per 1000 instructions, and misses are 2 (instr. read misses) + 3.4 (dote read misses) + 2.4 (dote write misses). How many misses cause existions? They might all be cold misses, causing no write-backs, best case. Worst case, in a unified cache, all misses cause erictions. Since only existions cause writes to memory, 30% (2+3.6+2.4) per 1000 instr. cause memory reads. all (2+3.6+2.4) per 1000 instr. cause memory reads. all are 16 B cache block transactions, unlike write. Through. So, we have 1.3(2+3.6+2.4) 16 B = (1.3)(8)(16 B) = 116.4B memory accesses per 1000 instr. Write buffering means in stalls for writes (aller reads) and total execution cycles are 1000 (instr) (Loych) + (2+3.6)(read misses)
$$\times \frac{(16B)}{B} \left(\frac{r cycles}{B} \right)$$
 2 (acces) = $\overline{CPI} \left(\frac{udds}{mstr.} \right) = \frac{1000}{1000} cycles + \frac{89.6}{1000} r cycles. Solve for $r : \frac{1000}{89.4} \cong \frac{11000}{1000} \text{ modes}$$

A "streaming" system typically does many sequential data reads with very little reuse of the same memory location. Prefetching brings in data speculatively, based on memory access patterns, before it is referenced. A stream buffer prefetches data that is sequentially adjacent to the most recent cache block referenced. The stream buffer is logically part of the cache; it is accessed in parallel with the cache. If there is a hit in the buffer, the cache block is moved to the cache proper. If a cache block is accessed that is not adjacent to a block in the buffer, that block in the buffer will be overwritten by the next speculative prefetch.

Q. Suppose system S has a 2-block prefetch buffer and that the amount of computation required per cache block takes long enough so that prefetches always complete before the next cache block is requested. Suppose a process running on S accesses a 1/2 MB of contiguous data in a loop that runs for 100 iterations. The sequence of memory addresses accessed has these offsets from the start of the data,

0, 4, 8, 12, 16, 20, 24, ..., 0, 4, 8, 12, ...

and so on. S has a 64kB DM cache, cache blocks are 8 32b words, and the cache is initially cold (all entries are invalid). The memory is byte-addressable. Calculate the miss rate for this job. What would be the miss rate if there were no prefetching?

64 kB cache
$$(\frac{1}{8}\frac{1}{6}\frac{1}{6}\frac{1}{4}\frac{1}{8}\frac{1}{4}\frac{1}{8}) = \frac{2^{16}}{2^{5}} = 2^{44}$$
 blacks in cache =>11 index bits
cache blacks, labeled by word inteed of by byte:

 $\boxed{0 + 2 + 3 + 5 + 6 + 7}$ $\boxed{8[7 + 6]^{14} + 2[3]^{14} + 16}$ $\boxed{14[78]^{12}[20 + 22]^{22}[20 + 22]^{22}} = ...$
Address $\boxed{14 + 5 + 6 + 7}$ $\boxed{8[7 + 6]^{14} + 2[3]^{14} + 16}$ $\boxed{14[78]^{12}[20 + 22]^{22}[20 + 22]^{22}} = ...$
Address $\boxed{14 + 5 + 6 + 7}$ $\boxed{8[7 + 6]^{14} + 2[3]^{14} + 16}$ $\boxed{14[78]^{12}[20 + 22]^{22}[20 + 22]^{22}} = ...$
Address $\boxed{14 + 5 + 6 + 7}$ $\boxed{8[7 + 6]^{14} + 2[3]^{14} + 16}$ $\boxed{12}^{14} \text{ MB} \left(\frac{140}{48}\right) = \frac{1}{2} 2^{16} \text{ B} \left(\frac{140}{2^{24} \text{ B}}\right) = 2^{17} \text{ words}$
Cathe blocks are sequentially accessed,
the cache in filled from top to bottom in 2¹¹ block neads. the next 2¹¹ block neads
clabbers the extra cache. This happens $2^{14}/2^{14} = 8$ times per iteration.
W/s pre-fetch, through 8th word access causes a block miss. There are $2^{14} \times 100$
misses. There are $2^{14} \times 8 \times 100$ data accesses : MR = $\frac{2^{14} \times 100}{2^{14} \times 100 \times 8}$ accesses = $\frac{1}{8}$.
W/ pre-fetch, the next sequential block ansises, proventing a miss. The first
block accessed is a cold miss. Afthe 2¹⁴ Areg world blocks are accessed, the next
prefetch is the next block fellowing the $2^{14} - 16$ block of data. This is not
a block of data. The next data access will have the same index and will
miss. But after that prefetching will again prevent misses for 2^{14} blocks. So, there is
one miss for every iteration through the data, is, 100 misses : MR = $\frac{100}{2^{14} \times 100} \times \frac{2^{17}}{2^{17}}$

Q. Suppose S's miss penalty is BS X 20 cycles, for a cache block size of BS bytes. For instance, if BS = 16, S's miss penalty would be 16 X 20 cycles = 320 cycles. Suppose job J running on S has a memory access pattern that results in the following miss rates, depending on the cache block size (MR_i means the Miss Rate for BS = i bytes):

MR_8 = 8%, MR_16 = 3%, MR_32 = 1.8%, MR_64 = 1.5%, MR_128 = 2%

J runs with an average CPI of 1, except for memory stalls, and has an average memory reference rate of 1.35 (mem refs / instr.), which includes both instruction fetches and data read/writes. Find the block size that gives J its best performance. What is J's average CPI? NB--Miss rates include misses that apply to the combined cache and prefetch buffer.

Systems S1 and S2 have a memory access time of 70 ns. Job J has 36% memory accesses for data. Miss rates for J are $MR_1k = 11\%$, $MR_2k = 8\%$. S1's L1 cache is 1kB and access time is 0.62 ns; S2's L1 cache is 2kB with access time of 0.66 ns.

Q. What are the clock rates for the two systems? What is the average memory access time for each? Suppose both have average CPIs of 1 ignoring memory stalls, what are their CPIs?

$$\begin{split} & N_{infv}\left(0.36 \frac{deta r/\omega instr}{instr}\right) = N_{r/\omega} \cdot Suppose \text{ misses are all data misses.} \\ & \left(\begin{array}{c} \text{assuming instructions execute at} \\ \text{cache rate so that execution in} \\ 1 \text{ cycle on hit.} \end{array} \right) \Rightarrow \begin{pmatrix} CR_1 = \frac{1}{0.62} \text{ ms} \cong 1.6 \text{ GH}_3 \\ CR_2 = \frac{1}{0.64} \text{ ms} \cong 1.5 \text{ GH}_3 \end{pmatrix} \\ & \\ \text{assuming memory access time refers to deta only:} \\ \hline T_{r/\omega} = \left(N_{r/\omega} \left(\frac{\text{cache}}{\text{hit time}} \right) + N_{r/\omega} MR(70 \text{ ms}) \right) / N_{r/\omega} = \left(\frac{\text{cache}}{\text{hit time}} \right) + MR(70 \text{ ms}) \\ \hline T_{r/\omega} = \left(0.62 \text{ ns} \right) + \left(117_0 \right) (70 \text{ ms}) = 8.32 \text{ ns} \quad \left(\frac{1.6}{\text{sec}} \text{ cache} \right) \Rightarrow 13.3 \text{ cyches} / r/\omega \\ \hline T_{r/\omega} = \left(0.66 \text{ ms} \right) + (87_0)(70 \text{ ms}) = 6.26 \text{ ms} \quad \left(\frac{1.5}{\text{sec}} \text{ cache} \right) \Rightarrow 9.4 \text{ cychs} / r/\omega \\ \hline T_{r/\omega} = (n - N_{r/\omega}) \left(\frac{1}{\text{inst}} \right) + N_{r/\omega} \left(\begin{array}{c} \text{arg } r/\omega \text{ cyches} \right) \right] / N \Rightarrow \begin{cases} 0.64 + (0.36)(13.3) = 5.428 \text{ cychs} / r/\omega \\ 0.64 + (0.36)(9.4) = 4.024 \text{ cychs} / r/\omega \\ 0.64 + (0.36)(9.4) = 4.024 \text{ cychs} / r/\omega \\ \end{array} \right)$$

Q. Suppose system S1 is given a 512B L2 cache with the following characteristics for J: MR_512k = 2%, access time = 3.22 ns. Which processor is faster?

$$T_{1} = \frac{1}{12} + \frac$$

$$S'_{1-2} = \frac{\overline{T_1}}{\overline{T_1}} = \frac{2.66}{0.803} \approx 33$$

System S has these characteristics: CPI = 2 (w/o memory stalls), CR = 2 GHz, memory access time = 125 ns, L1 cache MR = 5%.

Q. We are considering two different L2 caches for S: L2a is direct-mapped, has an access time of 15 cycles, and results in a global MR= 3%. L2b is 8-way set associative, has a 25 cycle access time, and results in a 1.8% global MR. (A global MR is the percentage of the total memory references that result in a read or write to main memory.) What are S's CPIs for (1) only an L1 cache, (2) both L1 and L2a, (3) both L1 and L2b?

$$CPI = \left[2 \left(\frac{c_{4}c_{b}}{\omega_{1}s_{T}} \right) n_{1}^{*} s_{T}^{*} + \left(\frac{5}{6} \right) n \left(\frac{125}{125} ns \left(\frac{26}{sec} \frac{c_{4}c_{b}}{sec} \right) \right) \right]_{n}^{*} = \left(2 + \frac{12.5}{c_{1}e_{T}} \right) \frac{c_{4}c_{5}}{\omega_{1}e_{T}} = \frac{14.5}{\omega_{1}e_{T}}$$

$$CPI_{a} = \left[2n + (57)n \left(\frac{15}{c_{4}c_{b}} \right) + \frac{(57)(37)(125}{ns} \left(26 \right) \right]_{n}^{*} = \frac{2}{2} + \frac{0.7}{125} + 0.375 = 3.125$$

$$CPI_{b} = \left[2 + \frac{57}{2} \left(\frac{25}{125} \right) + \frac{(57)(1.87)(125 \cdot 2)}{125 \cdot 2} \right] = 2 + \frac{1.25}{125} + 0.225 \approx 3.5$$

$$L1 + L2a \text{ is best}$$

Q. If within the next few years we can expect memory speeds to double, which configuration is best? What if processor speed also quadruples?

System S has virtual memory with 4kB pages, 4-entry fully-associative TLB, true LRU replacement. Physical memory that holds is single page is called a page "frame".

Q. For the sequence of memory references below, the initial TLB content, and the initial page table content, show the final page table, TLB, and for each reference whether it is a TLB hit, a page table hit (page in memory), or a page fault. TLB entries are [valid, tag, #frame]; PT entries are [1, #frame] or [0, d], depending on whether the page is in a physical frame or not (if not, d is some disk address).

Memory references: 4095, 31272, 15789, 15000, 7193, 8912

TLB: [1, 11, 12], [1, 7, 4], [1, 3, 6], [0, 4, 9] PT: [1, 5], [0, d], [0, d], [1, 6], [1, 9], [1, 11], [0, d], [1, 4], [0, d], [0, d], [1, 3], [1, 12]

If a page must be brought in from disk, assume the free frame with the smallest frame number is used.

4kB pages →
$$2^{12}$$
 B pages → 12 bits offset, 4096 B per page
page = Adds/4096; 4095 → Pp, 31272 → P, 15789 → P3, 15000 → P3
7193 → P1, 8912 → P2



System S has 64b virtual addresses, 16 GB physical memory, 8 kB pages, 8B PT entries.

Q. For a single-level page table scheme, how many page table entries in a page table? How much physical memory would the page table require? What would be the minimum page size to make a single-level page table scheme practical?

$$\begin{bmatrix} (2^{64} \text{ B/mem})/(2^{13} \text{ B/page}) = 2^{51} \text{ page table entries} \end{bmatrix} @ 8B = 2^{54} \text{ B table} \\ = 16 \text{ Pota B} \\ 16 \text{ GB physical memory}, 2^{64} \text{ B visitual memory}, (2^{64}/2^{\times} \text{ B/page}) = 2^{64-\times} \text{ pages} \\ (8 \text{ B/pTentry})(2^{64-\times} \text{ pages/PT}) = 2^{64-\times+3} \text{ B} < 17. (\text{physical memory}) \\ = \frac{1}{2^{7}}(2^{4} \cdot 2^{30} \text{ B}) = 2^{27} \text{ B} \\ \text{Solve for } x : 2^{67-\times} < 2^{27} \Rightarrow 67-\times < 27 \Rightarrow \times = 40 \\ \Rightarrow 2^{40} \text{ B/page} = \text{Tera B pages} > 1,000 \text{ GB pen page}. \end{bmatrix}$$

Q. If we instead use a multi-level page table, with each an 8kB page directory and 8kB sub-directories and sub-tables. That is, each piece of the multi-level page table data structure fits into an 8kB frame. How many levels would be required?

$$\begin{cases} 8 \text{ k B } page / 8 \text{ B/entry} \end{pmatrix} = | \text{ k entries/page} \\ \left(2^{10} \text{ 1}^{\frac{st}{2}} \text{ lend entries} \right) \left(2^{10} 2^{\frac{st}{2}} \text{ lend} \right) \times \left(2^{10} 3^{\frac{st}{2}} \text{ lend} \right) \times \left(2^{10} 5^{\frac{st}{2}} \right) \times \left(2^{10} 6^{\frac{st}{2}} \right) \geq 2^{\frac{5}{2}} \\ \Rightarrow 6 - \text{ lends}$$

System S has a direct-mapped cache write buffer. The cache is write-back. If there is a cache miss and the evicted cache line is modified, the cache will immediately issue a memory read request for the missed cache block and sends the evicted cache block to the write buffer to be handled by a memory bus interface unit whenever the memory bus is free.

Q. Suppose the evicted cache block is being written from the write buffer when another instruction makes a memory reference that hits in the cache. What action should the cache take? What would happen if an instruction referenced the evicted cache block?

