

# Verilog

Electric



lib / foo.jelib

## Electric Window

Tools. Simulation.  
Write Verilog Deck

## shell commandline

\$ iverilog bar.v

\$ vvp q.out > bar.out

Verilog  
Source

run/bar.v

Simul.  
Code


run/a.out

Simul.  
output

run/bar.out

## Verilog Code Structure from Electric Cells

cell  
"test{sch}"  
instance  
of foo



module test;


wire res;  
reg sig;  
lib\_\_foo foo0( res, sig );

initial begin  
sig = 0;  
#100 \$finish;  
end

always begin  
#1 sig = ~sig;  
end

end module

Cell  
"foo{sch}"  
instances  
of bar




module foo( x, y );  
output x; wire x;  
input y; wire y;  
wire net1;

lib\_\_bar bar0( x, net1 );  
lib\_\_bar bar1( net1, y );

endmodule;

Cell  
"bar{sch}"



module bar( a, b );  
output a; wire a;  
input b; wire b;

/\*\*/ reg a\_src;  
/\*\*/ assign a = a\_src;  
/\*\*/ always @( b ) begin  
/\*\*/ a\_src = ~b;  
/\*\*/ end  
/\*\*/ initial begin  
/\*\*/ a\_src = 0;  
/\*\*/ end

endmodule

= verilog  
code  
box


= Export

= Wire

= icon


= instance

lib.jelib



```
/* Verilog for cell 'parts:add16{sch}' from library 'parts'*/
module add16(A, B, out);
  input [15:0] A;
  input [15:0] B;
  output [15:0] out;

  /* user-specified Verilog code */
  /*-----*/
  * add16
  * adds two 16-bit inputs
  *-----*/
  /**/ reg [15:0] out;
  /**
  /**/ always @ (A or B) begin
  /**/   out = A + B;
  /**/ end
  /**
  /**/ initial begin
  /**/   out = 16'h0000;
  /**/ end
endmodule /* add16 */
```



**Verilog Code:**

```
module parts__add16(A, B, out);
  input [15:0] A;
  input [15:0] B;
  output [15:0] out; < Export
```

**Top-level, no args**

```
/* user-specified Verilog code */
/*-----*/
* add16
* adds two 16-bit inputs
*-----*/
/**/ reg [15:0] out;
...
/**/ end
```

```
endmodule /* parts__add16 */
```

```
module add16_test();
  wire [15:0] A;
  wire [15:0] B;
  wire [15:0] out; < BUS
```

**instance of add16**

```
/* user-specified Verilog code */
/*-----*/
* Drive adder inputs
*-----*/
/**/ reg[15:0] Asrc;
...
/**/ end
```

```
parts__add16 ADDER(.A(A[15:0]), .B(B[15:0]), .out(out[15:0]));
endmodule /* add16_test */
```

# Structural vs. Behavioral

Structural  $\leftrightarrow$  wire, gates, devices: wire, reg, AND, OR, ...

Behavioral  $\leftrightarrow$  if( ) then( ), while, wait, ..., case, ...

"Helper" Language


integer, ..., while, ...

## Gate-level

### STRUCTURAL

via  
"primitives"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, a, b;
    and and_0( y, x, a );
    or  or_0( a, b, x );
endmodule
```



OR via  
"continuous  
assignment"

```
module foo ( y, x, b );
    input x, b;
    output y;
    wire y, x, b;
    assign y = (x & (x | b));
endmodule
```

## Delays

When (what simulation time) does

```
initial begin
    #1 a = 0;
    #1 $display()
    #1 b = 0;
    #1 c = 0;
    #1
end
```

what are the values of  
a, b, c for every tic?

a become 0?  
b become 0?  
c become 0?

Signal values

x == don't know  
z == disconnected  
0  
1  
 $(x \& 0) = ?$   
 $(x | 0) = ?$

\$display("time=%d a=%b", \$time, a);  
\$display("... " b);  
\$display("... " c);

# Event Queue

All "initial" and "always" statements execute in parallel.

```
initial begin
    a = 0;
    #1 a = ~a;
end
```

```
always @(a) begin
    c = ~a;
end
```

Where does this event go in queue?

Events cause other events: signal "a" changes, creates event that changes "c".

Events placed in queue, pulled from queue for current step, new events added, until no events left in this time step.

Discrete Event Simulation

(versus Discrete Time Simulation)

$T=0$

initial begin  
    b = 1;  
end

$T=1$

initial begin  
    \$display(...a)  
end

What is the value printed by \$display("a=%d", a)?

What timestamp does the event \$display() have?

← no ordering of events \*

## Ordering of Events\*

input c;  
wire c;  
output a, b;  
reg a, b;


initial begin  
    a = 0;  
    b = 0;  
end

always @(c) begin

    a = c;  
    b = a & c;

end


blocking assignment



a's new value used for b.

event:  $c \leftarrow 1$

$c = 0$   
 $a = 0$



input c;  
wire c;  
output a, b;  
reg a, b;


initial begin  
    a = 0;  
    b = 0;  
end

always @(c) begin

    a <= c;  
    b <= a & c;

end

non-blocking assignment



a's old value used for b

RHS evaluated in order, after preceding LHS assignment

RHS evaluated in parallel, globally, before LHS assignment

# Ports by name

Should def'n of MY\_AND be inside def'n of A?

How deep can nesting be?

module A;

wire a, b, y;

MY\_AND foo( .in1(a), .in2(b), .out(y) );

endmodule


module MY\_AND( out, in1, in2 );

out <= #1 (in1 & in2);

endmodule

connect by name:  
order doesn't matter

OR  
 $\equiv$   
 MYAND foo(y, a, b)




## BUSSES, Arrays

wire [7:0] busA;  
 wire [3:0] busB;  
 reg busAsrc;  
 assign busA = busAsrc;  
 assign busB = busA[7:4];

initial begin  
 busAsrc = 8'd255;  
 end  
 //-- busAsrc = 8'hff;  
 //-- busAsrc = 8'b11111111;

order assumed →

not a wire/bus,  
 art work only,  
 "bus breakout,"  
 connect by name.



(See, Edit.SelectObject)

nums format

size(\*bits)

8

format

d

number

255  
FF

h

1111 1111

b

$\begin{cases} d = \text{decimal} \\ h = \text{hex} \\ b = \text{binary} \end{cases}$ 
 format


## Combining busses

input [3:0] a, b;  
 output [15:0] y;

assign y = { 3 { a[3:0] }, b[3:2], 2'b00 };

duplicate

what is connected to:



## definitions, parameters

```

`define busWidth 16
reg [(`busWidth-1):0] busA;
`include foo.vh (put defs in header)

```

```

module f
parameter WIDTH = 8;
reg [(WIDTH-1):0] busA;
...
endmodule

```

```

module h
defparam f1.WIDTH = 32; } explicit
f f1;
f #(16) f0; } by order declared:
* (P1, P2, P3)

```

## Tasks = methods

```

module memory(...);
...
reg [7:0] regWords [15:0];
integer i;

task clear;
begin
  for (i = 0; i < 15; i = i + 1) begin
    regWords[i] = 8'd0;
  end
end
endtask

endmodule

```

Task {

## ARRAYS

```
reg [7:0] regWords [15:0];
```



type id array size

regWords[1] = 8'b01010000;

regWords[1][0] = 1'b1;

What's in  
RegWords[1]?

→ 01010001

invoke task

```
module top();
```

```
memory mem;
```

```
initial begin
```

```
mem.clear;
```

```
mem.regWords[0] = 8'b000111;
```

```
end
```

```
endmodule
```

names from above

in Top : instance.instance.thing

# Pre-defined procedures | VPI

- `$display(" ", ...);` has eoln
- `$write(" ", ...);` no eoln
- `$time` sim. time step
- `$monitor(" ", x);` like `$display`, but w/ always @(x)  
- `$strobe`  
- `$fwrite`  
- `$fopen`  
-  
} broken?
- } also Multi-Channel Descriptor: multiple files  
or File-Descriptor: 1 file
- `$readmemb("file", dataArray);` text file contains binary notation
- `$readmemh("file", dataArray);` text file contains hex notation  
optional, Begin/end indices
- `$dump()` - use w/ GTK wave  
dumps every signal @ every change
- `$stop` goes into interactive mode
  - ^C sends "kill" signal to process, interactive mode, use `$finish`
- `$finish` ends simulation

## More Signal propagation delays

$\$2 A = B$

B sampled and A changes at  $t+2$

$A = \$2 B$

B sampled at  $t$ ,  
A changes at  $t+2$

and  $\$^{(3,2)}$  and  $Y, A, B$

A or B changes,  
causing Y change

Y changes @

$Y \rightarrow 1$

$t+3$

$Y \rightarrow 0$

$t+2$

$Y \rightarrow 3$

$t + \min(3,2)$

wire A

assign  $\$2 A = B \& C$

B + C sampled at  $t$

A changes at  $t+2$

(unless b, c change  $\rightarrow$  canceled)

wire  $\$2 A$ ;

assign  $A = B \& C$

wire A takes 2 ticks to see (B&C),  
same as above.

always @ (posedge clk) begin

$a = b;$

@(negedge clk)

$a = \sim b;$

@(c or clk)

$a = 0;$

end

What's in "a" if c doesn't change?

```

always begin
  wait(a);
  ↪ only waits if
  ↪ a ≠ 1 (or FALSE)
  // 1
  c = ~c;
end

```

```

initial begin
  c = 0;
  a = 0;
  #3
  a = 1;
  #3
  a = 0;
  #1 $finish;
end


```

How many times does c change?

→ easy way: always @ (c) begin  
 end \$display ("%b", c);

always @ (posedge clk) Q1 = D;

always @ (posedge clk) Q2 = Q1;



```

initial begin
  @ (posedge clk)
  D = 0;
  @ (posedge clk)
  D = 1;
end

```

what happens to Q1, Q2?

## MODELS

### STRUCTURAL

and A(y, x, z)  
 or B(z, y, x)

### Dataflow

assign z = (y | x);  
 assign y = (x & z);

### Behavioral

if (x == 0)  
 z = 1;  
 y = 0;

## Other language elements

### ---- Looping (forever, while, for)

These can appear inside an "initial" or "always", and can thus start at times other than 0. Conditionals are T if they evaluate to 1, F if they evaluate to 0, x, or z. "Forever" is the same as "while(1)".

### ---- Control (fork, join)

Creates parallel event streams that synchronize at the "join": all enclosed "begin-end" blocks run in parallel and the last to finish exits the "fork-join". E.g.,

```
fork
  begin ... end
  begin ... end
join
```