Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates


The first contribution of our paper is that we propose a platform, a design strategy, and evaluation criteria for a fair and consistent hardware evaluation of the second-round SHA-3 candidates. Using a SASEBO-GII field-programmable gate array (FPGA) board as a common platform, combined with well defined hardware and software interfaces, we compare all 256-bit version candidates with respect to area, throughput, latency, power, and energy consumption. Our approach defines a standard testing har- ness for SHA-3 candidates, including the interface specification for the SHA-3 module on our testing platform. The second contribution is that we provide both FPGA and 90-nm CMOS application-specific integrated circuit (ASIC) synthesis results and thereby are able to compare the results. Our third contribution is that we release the source code of all the candidates and by using a common, fixed, publicly available platform, our claimed results become reproducible and open for a public verification.

IEEE Trans. VLSI Systems, 20(5) (2012): 827-840
Shin'ichiro Matsuo
Shin'ichiro Matsuo
Research Professor of Computer Science

Cryptographer, and the acting co-chair of Blockchain Governance Initiative Network (BGIN).